ADuCM350 FAQ System Clocks

Document created by vinodbableshwar on Apr 24, 2014Last modified by LiamR on Jun 16, 2014
Version 7Show Document
  • View in full screen mode

1. What are the different clock sources in ADuCM350?

>> There are 2 high frequency sources - an internal HFOSC and a HF XTAL both of 16MHz.

     There is an internal LFOSC and a LF XTAL of 32KHz as low frequency sources.

      There is also a system PLL which runs on HFOSC or HF XTAL as input source.


 

2. What are the different system clocks available in ADuCM350?

>>  HCLK_CORE clocks the cortex core

       PCLK clocks all the peripherals.

       ACLK clocks the AFE block.

       FCLK clocks the nested vectored Interrupt Controller.


 

3. What is the default system clock?

>> Upon power-up, the core executes from a 1MHz HCLK and the user can change it later.


 

4. How do I change my clock source from say, HFXTAL to HFOSC?

>> Please refer to the programming sequence section in the HRM


 

5. Are there any restrictions for programming HCLK and PCLK values?

>> 1. PCLK should always be less than or equal to HCLK

      2. The ratio of HCLK to PCLK should be an integer

 

6. What is the current consumption of each of the clock enables in CLKCON5 Address: 0x40028014 ?

 

Bit

Bit Name

Relative Change in Current (16MHz HCLK State)

8

CTCLKOFF

  1. 0.023 mA

7

ACLKOFF

  1. 1.608 mA

6

Reserved

N/A

5

UCLKI2SOFF

  1. 0.118 mA

4

UCLKUARTOFF

  1. 0.185 mA

3

UCLKI2COFF

  1. 0.082 mA

2

UCLKSPIHOFF

  1. 0.069 mA

1

UCLKSPI1OFF

  1. 0.070 mA

0

UCLKSPI0OFF

  1. 0.086 mA

Attachments

    Outcomes