ADM708 LTSpice model doesn't work

Question

Hello I would want to simulate a circuit based on ADM708 in LTSpice. 
 My first attempt was to use the furnished example circuit. 
 But it seems that the model doesn't work as expected. 
 The example circuit is (note the useless R1 and WDO net !) 
 
 Resulting simulation gives 
 
 But it should gives (if I'm not wrong !) 
 
 Could somebody help me ? 
 Thanks a lot in advance, 
 Pascal

biancams · Accepted Answer

Hi Pascal06 , 
 The voltage threshold for this part is 4.4V. Only upon reaching that threshold, it will start counting the reset timeout period of 200ms before the Vreset de-asserts. What you are seeing right now, the VCC only reaches until 4.5V before it ramps down so the time to de-assert the Vreset to 4.5V is not enough. Try to increase the VCC to 5V and remain on that value, with that you could see that the Vreset will de-assert. Or instead of immediately ramping down from 4.5V, put enough time to stabilize the VCC before you ramp it down. 
 
 Regards, Bianca)

Popular Forums

Product Forums

Application Forums

Design Center Forums

Highlighted Webinar

Places

Libraries

Challenge Yourself!

What's Brewing

Places

Resources

Visit ContentZone

The Latest Read

New Release

Recent Technical Insights

Products Mentioned

Thread Details

ADM708 LTSpice model doesn't work

Thread Notes