Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • RF and Microwave
    • Video
    • Power Management
    • Precision ADCs
    • FPGA Reference Designs
    • Linux Software Drivers

    Product Forums

    • Amplifiers
    • Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • A2B
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Simulation and Modeling: Tools for Reducing Risk and Getting to Market

    Models have the potential to accelerate engineers' design process, offering an interactive platform for using and evaluating products. A simulation model...

    Places

    • ADI Education Home
    • ADI Webinars
    • GMSL U
    • StudentZone (Analog Dialogue)
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Design Smarter: Integrated Precision Signal Chains for Scientific Instrumentation
    • Simulation and Modeling: Tools for Reducing Risk and Getting to Market
    • Simplifying Connectivity - Remote Controlled (RC) Nodes in a Software Defined Vehicle (SDV)
    • Simplify High-Accuracy Instrumentation Design with Latest Precision Data Converters
    • Design High Performance Power Systems with Ultralow Noise Technology
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ288 about an amazing Equations System

      1. First, the quote of the week: " The chief function of the body is to carry the brain around " - Thomas A. Edison 2. And here is the new challenge...

    View All

    What's Brewing

      GMSL Quiz! Read the blog, take the quiz, and enter to win a gift card!

      Quiz! Read the GMSL Link Lock Blog - Take the Quiz and You are Entered to Win! Important: Read the blog first . The quiz questions are all based on...

    View All

    Places

    • Community Help
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    When Signals Go South: Preventing Transceiver Failures with Fault Protection

    How a $20 Cable Cost Us $100K—and What You Can Learn from It A few years ago, I was deeply involved in environmental testing for a new product. The setup...

     

    Are Some Diagnostics Self-checking?

    The new draft of IEC 61508 revision 3 contains requirements: For diagnostics on your diagnostics. That diagnostics have a systematic capability....

    Latest Blogs

    • Future-Proof Your Network: Benefits of Integrating Cellular DAS Remote Access Unit: Part 3 of 4
    • Field Monitoring and the Continuous Pursuit of Functional Safety
    • RTL Design and Verification of AXI DMA for Streaming Data
    • Diving into Coil Events in DCM and CCM: Part 2 of 6
    • IO-Link: Power Dissipation in Practice
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Internet of Things (IoT)
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Security Solutions
    • Sensor Interfaces
    • SmartMesh
  • Partners

    Partner Forums

    • Boston Engineering
    • PalmSens
    • Richardson RFPD

    Partner Libraries

    • Calian, Advanced Technologies Library
    • Clockworks Signal Processing Library
    • Colorado Engineering Inc. (DBA CAES AT&E) Library
    • Epiq Solutions Library
    • Fidus Library
    • Tri-Star Design, Inc. Library
    • VadaTech Library
    • Vanteon Library
    • X-Microwave Library
EngineerZone
EngineerZone
Direct Digital Synthesis (DDS)
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
Direct Digital Synthesis (DDS)
Direct Digital Synthesis (DDS)
Documents Why would I choose to use DDS for synthesizing a signal rather than a PLL?
  • Forums
  • FAQs/Docs
  • Members
  • Tags
  • More
  • Cancel
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • +AD9910: FAQ
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • -DDS: FAQ
    • Are any of your DDS products space qualified?
    • Are there any specific recommendations regarding via fill material in the circuit board for the thermally enhanced package styles associated with some ADI DDSs?
    • Can I use a DDS to produce modulation waveforms?
    • DDS Features Chart
    • DDS Tutorial - Introduction to DDS
    • DDS Tutorial - SINC Envelope Correction
    • DDS Tutorial - The Accumulator
    • DDS Tutorial - The Angle-to-Amplitude Converter
    • DDS Tutorial - The DAC
    • DDS Tutorial - The DAC Reconstruction Filter
    • DDS Tutorial - The DDS in Action
    • DDS Tutorial - User Guide
    • DIRECT DIGITAL SYNTHESIS (DDS) SUPPORT COMMUNITY
    • Do you recommend a linear or switching power supply?
    • Does your DDS evaluation software work on Windows XP/Vista/7/8 32-bit/64-bit?
    • How do ADI's DDS engines compare to FPGA-based DDS engines?
    • How does the REF CLK performance affect the DDS output performance?
    • Is it okay to use a frequency modulated (FM) source as my clock input to the system clock of the DDS?
    • Is there a relationship between the sample rate and the maximum update rate?
    • Learning more about Direct Digital Synthesis Technology (DDS)
    • What are the basic things to be checked when using the DDS evaluation board via external control?
    • What is the function of the SYNC_IO pin on the DDS parts?
    • What’s the function of the SYNC_CLK pin on the DDS?
    • Where can I find in the datasheet on how the output of the DDS will drift?
    • Why does a DDS need a reconstruction filter?
    • Why would I choose to use DDS for synthesizing a signal rather than a PLL?
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

Why would I choose to use DDS for synthesizing a signal rather than a PLL?

Q.

Why would I choose to use DDS for synthesizing a signal rather than a PLL?

-----------------------------------------------------------------------------------------------------------------------------

A.

Let me start with a basic comparison between the two, but keep in mind this can change over time.

In general, it is fair to say that DDS technology provides some specific advantages:  dynamic frequency and phase control is relatively easy, and is not prone to ringing or settling, so if you need to do any sweeping or hopping, DDS is a good option to start.  DDS also provides much finer tuning resolution than even a fractional N PLL can provide.  The digital nature of the DDS also makes digital synthesis more repeatable.

Conversely PLL technology offers other benefits:  Generally speaking it is less expensive and less power hungry than DDS technology.  Perhaps most importantly, you have the ability to 'upconvert' your input frequency, whereas with the DDS is a Nyquist system, and limited to providing outputs that are <50% of the sampling clock frequency that is used.

But if you look beyond the surface, you 'll find a whole lot of softening of these boundaries.  For example:  There exist both 'ping pong' and 'fast hopping' PLLs on the market (including products from ADI) which close the gap in terms of their ability to provide frequency and even phase agile outputs.  Fractional N PLLs help close the gap on timing resolution for that matter.  Conversely, ADI has also closed the gap for DDS products in some cases.  Specifically worth noting is the AD9913, which significantly closes the gap both in power and in cost to PLLs.  ADI's DDS portfolio includes many products with reference clock PLLs on board, allowing customers to upconvert their reference clock before dividing down through the DDS, meaning the output can now be a higher frequency than the reference - note is is also possible to bandpass filter a DDS output isolating a Super Nyquist image to obtain an output frequency that is higher than the reference frequency source provided.

And taking it a step further, where fractional N PLLs closed the gap in terms of frequency granularity, the Programmable Modulus mode implemented in the AD9913 (and eventually most future DDS devices), widens that gap back up.

Tags: trade_off direct_digital_synthesis direct_digital_synthesizer
  • Share
  • History
  • More
  • Cancel
 
Related Content
  • DDS v. PLL nuances (pt I)
    DDS v. PLL nuances (pt I)
    EZ Blogs - As promised in my last post , here is [PART 1 of] a review of some subtleties of the table contrasting DDS/PLL strengths. I know I didn’t [initially] say anything about breaking this up into 2 parts, but...
  • DDS vs. PLL (round 2)
    DDS vs. PLL (round 2)
    EZ Blogs - 20 years ago I used to listen to Paul Harvey on the radio from time to time. He was known for delving deeper into news stories than many other reporters would. I enjoyed that. I hadn't thought of him for...
  • RE: How can I get an output frequency that is higher than my reference clock input frequency
    ADIApproved
    While the DDS function is inherently a frequency division, there are a couple of approaches that can be used to get a higher output frequency than the reference frequency you provide into the device. ...
 
Related Content
  • DDS v. PLL nuances (pt I)
    DDS v. PLL nuances (pt I)
    EZ Blogs - As promised in my last post , here is [PART 1 of] a review of some subtleties of the table contrasting DDS/PLL strengths. I know I didn’t [initially] say anything about breaking this up into 2 parts, but...
  • DDS vs. PLL (round 2)
    DDS vs. PLL (round 2)
    EZ Blogs - 20 years ago I used to listen to Paul Harvey on the radio from time to time. He was known for delving deeper into news stories than many other reporters would. I enjoyed that. I hadn't thought of him for...
  • RE: How can I get an output frequency that is higher than my reference clock input frequency
    ADIApproved
    While the DDS function is inherently a frequency division, there are a couple of approaches that can be used to get a higher output frequency than the reference frequency you provide into the device. ...
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Sign Up Now
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2025 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2025 Analog Devices, Inc. All Rights Reserved