groupUrl: https://ez.analog.com/dds/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Direct Digital Synthesis (DDS)
Direct Digital Synthesis (DDS)
Documents FAQ: Why would I choose to use DDS for synthesizing a signal rather than a PLL?
  • Q&A
  • Discussions
  • Documents
  • Tags
  • Managers
  • More
  • Cancel
  • New
Direct Digital Synthesis (DDS) requires membership for participation - click to join
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • +AD9910: FAQ
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • -DDS: FAQ
    • Can I use a DDS to produce modulation waveforms?
    • DDS Features Chart
    • DIRECT DIGITAL SYNTHESIS (DDS) SUPPORT COMMUNITY
    • Does your DDS evaluation software work on Windows XP/Vista/7/8 32-bit/64-bit?
    • FAQ: Are any of your DDS products space qualified?
    • FAQ: Are there any specific recommendations regarding via fill material in the circuit board for the thermally enhanced package styles associated with some ADI DDSs?
    • FAQ: DDS Tutorial - Introduction to DDS
    • FAQ: DDS Tutorial - SINC Envelope Correction
    • FAQ: DDS Tutorial - The Accumulator
    • FAQ: DDS Tutorial - The Angle-to-Amplitude Converter
    • FAQ: DDS Tutorial - The DAC
    • FAQ: DDS Tutorial - The DAC Reconstruction Filter
    • FAQ: DDS Tutorial - The DDS in Action
    • FAQ: DDS Tutorial - User Guide
    • FAQ: Do you recommend a linear or switching power supply?
    • FAQ: How does the REF CLK performance affect the DDS output performance?
    • FAQ: Is there a relationship between the sample rate and the maximum update rate?
    • FAQ: Learning more about Direct Digital Synthesis Technology (DDS)
    • FAQ: Why would I choose to use DDS for synthesizing a signal rather than a PLL?
    • How do ADI's DDS engines compare to FPGA-based DDS engines?
    • Is it okay to use a frequency modulated (FM) source as my clock input to the system clock of the DDS?
    • What are the basic things to be checked when using the DDS evaluation board via external control?
    • What is the function of the SYNC_IO pin on the DDS parts?
    • What’s the function of the SYNC_CLK pin on the DDS?
    • Where can I find in the datasheet on how the output of the DDS will drift?
    • Why does a DDS need a reconstruction filter?
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

FAQ: Why would I choose to use DDS for synthesizing a signal rather than a PLL?

Q.

Why would I choose to use DDS for synthesizing a signal rather than a PLL?

-----------------------------------------------------------------------------------------------------------------------------

A.

Let me start with a basic comparison between the two, but keep in mind this can change over time.

In general, it is fair to say that DDS technology provides some specific advantages:  dynamic frequency and phase control is relatively easy, and is not prone to ringing or settling, so if you need to do any sweeping or hopping, DDS is a good option to start.  DDS also provides much finer tuning resolution than even a fractional N PLL can provide.  The digital nature of the DDS also makes digital synthesis more repeatable.

Conversely PLL technology offers other benefits:  Generally speaking it is less expensive and less power hungry than DDS technology.  Perhaps most importantly, you have the ability to 'upconvert' your input frequency, whereas with the DDS is a Nyquist system, and limited to providing outputs that are <50% of the sampling clock frequency that is used.

But if you look beyond the surface, you 'll find a whole lot of softening of these boundaries.  For example:  There exist both 'ping pong' and 'fast hopping' PLLs on the market (including products from ADI) which close the gap in terms of their ability to provide frequency and even phase agile outputs.  Fractional N PLLs help close the gap on timing resolution for that matter.  Conversely, ADI has also closed the gap for DDS products in some cases.  Specifically worth noting is the AD9913, which significantly closes the gap both in power and in cost to PLLs.  ADI's DDS portfolio includes many products with reference clock PLLs on board, allowing customers to upconvert their reference clock before dividing down through the DDS, meaning the output can now be a higher frequency than the reference - note is is also possible to bandpass filter a DDS output isolating a Super Nyquist image to obtain an output frequency that is higher than the reference frequency source provided.

And taking it a step further, where fractional N PLLs closed the gap in terms of frequency granularity, the Programmable Modulus mode implemented in the AD9913 (and eventually most future DDS devices), widens that gap back up.

  • trade_off
  • direct_digital_synthesis
  • direct_digital_synthesizer
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
  • ADIApproved
    ADIApproved over 10 years ago in reply to Eleuthere

    Adding to Ken's note, specifically, with the AD9913, you could start from a 10 MHz reference source and get exact 1 Hz steps all the way from 0 Hz to Nyquist.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • KennyG
    KennyG over 10 years ago in reply to Eleuthere

    Not all commercial DDSs are strictly binary in terms of frequency synthesis. Take the AD9913, for example, which offers programmable modulus operation. This allows you to synthesize output frequencies with a non-binary modulus (exactly 1/10th of the system clock, for example).

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • Eleuthere
    Eleuthere over 10 years ago

    Commercial DDS have a drawback that should be noted: they are definitly binary. It is impossible to get an exact 1 Hz step with an exact 10 MHz reference, for example ...

    It is possible to build a decimal DDS with somme programmable logic, a sine PROM (with 1000 or 2000 or 2500 or 5000 addresses and not 1024, 2048...) and a DAC ... I did it (not with a 500 MHz clock).

    Nevertheless, they are cheap and powerfull components !

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.