groupUrl: https://ez.analog.com/dds/
Analog.com
Analog
Dialogue
Wiki
English
Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Site
Search
User
Site
Search
User
EngineerZone
Search
Log in
Site
Search
Log in
Home
Blogs ⌵
Browse ⌵
All Groups
All Members
Support ⌵
3D ToF Depth Sensing
A2B
Aerospace and Defense (ADEF)
Amplifiers
Analog Microcontrollers
Analysis Control Evaluation (ACE) Software
Audio
Clock and Timing
Condition-Based Monitoring
Data Converters
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Industrial Ethernet
Interface and Isolation
Low Power RF Transceivers
MEMS Inertial Sensors
Motor Control Hardware Platforms
Optical Sensing
Power Management
Precision Technology Signal Chains
Processors and DSP
Reference Circuits
RF and Microwave
Signal Chain Power (SCP)
Switches/Multiplexers
Temperature Sensors
Video
Wide Band RF Transceivers
Wireless Sensor Networks Reference Library
About EZ
More
Cancel
主页
浏览 ⌵
收件箱
个人设置
会员
专区列表
论坛专区 ⌵
放大器专区
精密转换器专区
音频专区
ADE电能计量专区
MEMS和传感器专区
接口和隔离专区
Power 中文专区
ADUC微处理器专区
锁相环专区
开关和多路复用器专区
温度传感器
基准电压源专区
资源库
论坛使用指南
技术支持参考库
在线研讨会
论坛社群活动
论坛激励活动
More
Cancel
Important:
For full functionality of this site it is necessary to enable JavaScript. Here are the
instructions how to enable JavaScript in your web browser
.
Direct Digital Synthesis (DDS)
Documents
FAQ: Are there any specific recommendations regarding via fill material in the circuit board for the thermally enhanced package styles associated with some ADI DDSs?
Q&A
Discussions
Documents
Tags
Managers
More
Cancel
New
Direct Digital Synthesis (DDS) requires membership for participation - click to join
Documents
+
AD5930: FAQ
+
AD5932: FAQ
+
AD5933: FAQ
+
AD5934: FAQ
+
AD9152: FAQ
+
AD9830: FAQ
+
AD9832: FAQ
+
AD9833: FAQ
+
AD9834: FAQ
+
AD9835: FAQ
+
AD9837: FAQ
+
AD9838: FAQ
+
AD9840: FAQ
+
AD9840A: FAQ
+
AD9845A: FAQ
+
AD9850: FAQ
+
AD9851: FAQ
+
AD9852: FAQ
+
AD9854: FAQ
+
AD9854ASQ: FAQ
+
AD9856: FAQ
+
AD9857: FAQ
+
AD9858: FAQ
+
AD9859: FAQ
+
AD9910: FAQ
+
AD9912: FAQ
+
AD9913: FAQ
+
AD9914: FAQ
+
AD9915: FAQ
+
AD9945: FAQ
+
AD9951: FAQ
+
AD9952: FAQ
+
AD9953: FAQ
+
AD9954: FAQ
+
AD9956: FAQ
+
AD9957: FAQ
+
AD9958: FAQ
+
AD9959: FAQ
-
DDS: FAQ
Can I use a DDS to produce modulation waveforms?
DDS Features Chart
DIRECT DIGITAL SYNTHESIS (DDS) SUPPORT COMMUNITY
Does your DDS evaluation software work on Windows XP/Vista/7/8 32-bit/64-bit?
FAQ: Are any of your DDS products space qualified?
FAQ: Are there any specific recommendations regarding via fill material in the circuit board for the thermally enhanced package styles associated with some ADI DDSs?
FAQ: DDS Tutorial - Introduction to DDS
FAQ: DDS Tutorial - SINC Envelope Correction
FAQ: DDS Tutorial - The Accumulator
FAQ: DDS Tutorial - The Angle-to-Amplitude Converter
FAQ: DDS Tutorial - The DAC
FAQ: DDS Tutorial - The DAC Reconstruction Filter
FAQ: DDS Tutorial - The DDS in Action
FAQ: DDS Tutorial - User Guide
FAQ: Do you recommend a linear or switching power supply?
FAQ: How does the REF CLK performance affect the DDS output performance?
FAQ: Is there a relationship between the sample rate and the maximum update rate?
FAQ: Learning more about Direct Digital Synthesis Technology (DDS)
FAQ: Why would I choose to use DDS for synthesizing a signal rather than a PLL?
How do ADI's DDS engines compare to FPGA-based DDS engines?
Is it okay to use a frequency modulated (FM) source as my clock input to the system clock of the DDS?
What are the basic things to be checked when using the DDS evaluation board via external control?
What is the function of the SYNC_IO pin on the DDS parts?
What’s the function of the SYNC_CLK pin on the DDS?
Where can I find in the datasheet on how the output of the DDS will drift?
Why does a DDS need a reconstruction filter?
+
Digital Ground (DGND): FAQ
+
Evaluation Software: FAQ
+
Frequency Ramp: FAQ
+
I/O_UPDATE: FAQ
+
Maximum Clock Rate: FAQ
+
PLL: FAQ
+
Programmable Modulus: FAQ
+
SFDR: FAQ
+
Thermally Enhanced Packages: FAQ
FAQ: Are there any specific recommendations regarding via fill material in the circuit board for the thermally enhanced package styles associated with some ADI DDSs?
Revision
Creation Date
Revision Author
Select All
Current Revision
22 Feb 2022 2:27 AM
GenevaCooper
1
Revision #1
4 Jun 2018 5:10 PM
KennyG
Compare Versions
View current version