Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • RF and Microwave
    • Video
    • Power Management
    • Precision ADCs
    • FPGA Reference Designs
    • Linux Software Drivers

    Product Forums

    • Amplifiers
    • Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • A2B
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Simulation and Modeling: Tools for Reducing Risk and Getting to Market

    Models have the potential to accelerate engineers' design process, offering an interactive platform for using and evaluating products. A simulation model...

    Places

    • ADI Education Home
    • ADI Webinars
    • GMSL U
    • StudentZone (Analog Dialogue)
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Design Smarter: Integrated Precision Signal Chains for Scientific Instrumentation
    • Simulation and Modeling: Tools for Reducing Risk and Getting to Market
    • Simplifying Connectivity - Remote Controlled (RC) Nodes in a Software Defined Vehicle (SDV)
    • Simplify High-Accuracy Instrumentation Design with Latest Precision Data Converters
    • Design High Performance Power Systems with Ultralow Noise Technology
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ288 about an amazing Equations System

      1. First, the quote of the week: " The chief function of the body is to carry the brain around " - Thomas A. Edison 2. And here is the new challenge...

    View All

    What's Brewing

      GMSL Quiz! Read the blog, take the quiz, and enter to win a gift card!

      Quiz! Read the GMSL Link Lock Blog - Take the Quiz and You are Entered to Win! Important: Read the blog first . The quiz questions are all based on...

    View All

    Places

    • Community Help
    • Logic Lounge
    • Super User Program

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    When Signals Go South: Preventing Transceiver Failures with Fault Protection

    How a $20 Cable Cost Us $100K—and What You Can Learn from It A few years ago, I was deeply involved in environmental testing for a new product. The setup...

     

    Are Some Diagnostics Self-checking?

    The new draft of IEC 61508 revision 3 contains requirements: For diagnostics on your diagnostics. That diagnostics have a systematic capability....

    Latest Blogs

    • Future-Proof Your Network: Benefits of Integrating Cellular DAS Remote Access Unit: Part 3 of 4
    • Field Monitoring and the Continuous Pursuit of Functional Safety
    • RTL Design and Verification of AXI DMA for Streaming Data
    • Diving into Coil Events in DCM and CCM: Part 2 of 6
    • IO-Link: Power Dissipation in Practice
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Internet of Things (IoT)
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Security Solutions
    • Sensor Interfaces
    • SmartMesh
  • Partners

    Partner Forums

    • Boston Engineering
    • PalmSens
    • Richardson RFPD

    Partner Libraries

    • Calian, Advanced Technologies Library
    • Clockworks Signal Processing Library
    • Colorado Engineering Inc. (DBA CAES AT&E) Library
    • Epiq Solutions Library
    • Fidus Library
    • Tri-Star Design, Inc. Library
    • VadaTech Library
    • Vanteon Library
    • X-Microwave Library
EngineerZone
EngineerZone
Direct Digital Synthesis (DDS)
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
Direct Digital Synthesis (DDS)
Direct Digital Synthesis (DDS)
Documents What are the basic things to be checked when using the DDS evaluation board via external control?
  • Forums
  • FAQs/Docs
  • Members
  • Tags
  • More
  • Cancel
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • +AD9910: FAQ
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • -DDS: FAQ
    • Are any of your DDS products space qualified?
    • Are there any specific recommendations regarding via fill material in the circuit board for the thermally enhanced package styles associated with some ADI DDSs?
    • Can I use a DDS to produce modulation waveforms?
    • DDS Features Chart
    • DDS Tutorial - Introduction to DDS
    • DDS Tutorial - SINC Envelope Correction
    • DDS Tutorial - The Accumulator
    • DDS Tutorial - The Angle-to-Amplitude Converter
    • DDS Tutorial - The DAC
    • DDS Tutorial - The DAC Reconstruction Filter
    • DDS Tutorial - The DDS in Action
    • DDS Tutorial - User Guide
    • DIRECT DIGITAL SYNTHESIS (DDS) SUPPORT COMMUNITY
    • Do you recommend a linear or switching power supply?
    • Does your DDS evaluation software work on Windows XP/Vista/7/8 32-bit/64-bit?
    • How do ADI's DDS engines compare to FPGA-based DDS engines?
    • How does the REF CLK performance affect the DDS output performance?
    • Is it okay to use a frequency modulated (FM) source as my clock input to the system clock of the DDS?
    • Is there a relationship between the sample rate and the maximum update rate?
    • Learning more about Direct Digital Synthesis Technology (DDS)
    • What are the basic things to be checked when using the DDS evaluation board via external control?
    • What is the function of the SYNC_IO pin on the DDS parts?
    • What’s the function of the SYNC_CLK pin on the DDS?
    • Where can I find in the datasheet on how the output of the DDS will drift?
    • Why does a DDS need a reconstruction filter?
    • Why would I choose to use DDS for synthesizing a signal rather than a PLL?
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

What are the basic things to be checked when using the DDS evaluation board via external control?

Q: Most of the DDS evaluation board comes with input/output headers for ease of accessibility to some digital input/output pins of the DDS. If I want to use these pins for external control, what are the basic things to be checked?

A: Most of the DDS evaluation board has available input/output headers that correspond to some of the digital input/output pins of the DDS. To name the DDSs of which their evaluation boards has this availability are the following:

  • AD985x
  • AD995x
  • AD991x

 

Most customers access these pins but problems arise due to incorrect handling of these pins. This will serve as a guideline on what the customers will check when using the output pins and/or input pins.

Output Pins

Some DDS output pins are provided for ease of access when the user wants to monitor the output of that pin. Or, it can be used to interface with external circuitry. These pins can be used directly without having to configure the logic state of other pins. Some of these typical pins may vary on each DDS board:

  • SYNC_CLK
  • SDO
  • DROVER
  • PLL_LOCK

Input Pins

Some DDS digital input pins through the I/O headers are provided to give the customers option in controlling the DDS. The default of the evaluation board is being set-up to be controlled by the corresponding DDS evaluation software. However, a partial or complete external control to the evaluation board can be done too. Some of these typical pins are the following and may vary on each DDS board:

  • MASTER_RESET
  • EXT_POWER_DOWN
  • SCLK
  • SDI
  • CSB
  • I/O_UPDATE
  • PROFILE PINS
  • FUNCTION PINS
  • PARALLEL PORT PINS

Partial External Control

This is the set-up in which the evaluation board is first controlled using the ADI software, before shifting to external control on the DUT. The basic things to be checked are the following:

  • Set-up the evaluation board so that it is controlled by the ADI software. The user may refer to the DDS Evaluation Board User’s Guide.
  • After the DDS registers is programmed using the evaluation software, the user may now proceed to control the DUT externally.
  • Locate the Master_Reset or simply Reset pin and set to logic 0 so as not to lose the DUT register settings.
  • Make sure the EXT_POWER_DOWN pin is set to logic 0.
  • Most of the DDS evaluation boards have logic buffers between the USB interface and the DDS. There are jumpers that enable/disable these logic buffers. Locate for these jumpers and set to disable to tri-state the ICs on the evaluation board. The user may refer to the evaluation board schematic to easily identify these jumpers.
  • Selecting the profile mode can be done two ways: hardwire each profile pin to logic 1 or 0, or connect interface cable from these pins to control it externally.
  • Connect ALL the required input pins to the external circuitry via interface cable to control the DUT.
  • Set the Function Pins (applicable only to AD9914/AD9915) to the desired parallel-port configuration.

Complete External Control

This is the set-up in which the evaluation board is 100% to be controlled externally. The basic things to be checked are the following:

  • Most of the DDS evaluation boards have logic buffers between the USB interface and the DDS. There are jumpers that enable/disable these logic buffers. Locate for these jumpers and set to disable to tri-state the ICs on the evaluation board. The user may refer to the evaluation board schematic to easily identify these jumpers.
  • Connect ALL the required input pins to the external circuitry via interface cable to control the DUT. Some critical inputs are the Master_Reset and the external power down pins.
  • Selecting the profile mode can be done two ways: hardwire each profile pin to logic 1 or 0, or connect interface cable from these pins to control it externally.
  • Set the Function Pins (applicable only to AD9914/AD9915) to the desired parallel-port configuration.
  • Apply power, reference clock and control ALL digital inputs. When controlling the digital inputs, make sure that there is a defined logic state for each input. The external power down must be set to logic 0 to ensure the DDS is not in power-down mode. 
  • Send Master Reset to the DUT. This places the DDS to a known state.
  • Program the registers to the desired configuration.

May it be partial or complete external control, make sure to apply power that is within specification. The reference clock must also be referred to the datasheet for specification. Some DDS has XTAL_SEL or REF_SELECT pin that is tied low or high depending if crystal or external clock is the source of clock input. Whether the external control is using serial or parallel communication, issuing an I/O_UPDATE is always necessary when programming the registers.

  • Share
  • History
  • More
  • Cancel
 
Related Content
  • RE: AD9951 Unresponsive to SPI communication.
    ssmith
    Hi Jules.Nikko , From the listed guide, here are the things I have checked. This is the set-up in which the evaluation board is 100% to be controlled externally. The basic things to be checked are...
  • RE: Using SPI (from FPGA) to control AD9914 for single tone output
    ADIApproved
    Note, when the jumpers mentioned above are set to disable, the outputs of the ICs on the evaluation board driving the DDS are tri-stated. This to avoid BUS contention from external control. However, all...
  • AD9959 evaluation board control
    bbraverm
    Hi everyone, I have a question about the AD9959 evaluation boa rd (i.e. the AD9959/PCBZ ). In particular, is there a way to externally drive pins P0-P3 of the board in a way that has high input impedance...
 
Related Content
  • RE: AD9951 Unresponsive to SPI communication.
    ssmith
    Hi Jules.Nikko , From the listed guide, here are the things I have checked. This is the set-up in which the evaluation board is 100% to be controlled externally. The basic things to be checked are...
  • RE: Using SPI (from FPGA) to control AD9914 for single tone output
    ADIApproved
    Note, when the jumpers mentioned above are set to disable, the outputs of the ICs on the evaluation board driving the DDS are tri-stated. This to avoid BUS contention from external control. However, all...
  • AD9959 evaluation board control
    bbraverm
    Hi everyone, I have a question about the AD9959 evaluation boa rd (i.e. the AD9959/PCBZ ). In particular, is there a way to externally drive pins P0-P3 of the board in a way that has high input impedance...
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Sign Up Now
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2025 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue

Get the Latest News

Stay up to date with our latest news and articles about Analog Devices' products, design tools, trainings, and events.

Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings
沪ICP备09046653号-1

©2025 Analog Devices, Inc. All Rights Reserved