groupUrl: https://ez.analog.com/dds/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Direct Digital Synthesis (DDS)
Direct Digital Synthesis (DDS)
Documents AD9835: DC offset cancelation
  • Q&A
  • Discussions
  • Documents
  • Tags
  • Managers
  • More
  • Cancel
  • New
Direct Digital Synthesis (DDS) requires membership for participation - click to join
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • -AD9835: FAQ
    • AD9835: DC offset cancelation
    • AD9835: FSK transmitter
    • How can I perform amplitude modulation using the AD9835?
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • +AD9910: FAQ
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • +DDS: FAQ
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

AD9835: DC offset cancelation

Q 

I need to generate test tones from the sub-Hz range up to mid-audio (0.1Hz ..
4kHz) for which your AD8935 seems perfect although you market it primarily as
an RF device. For kHz freqs, AC-coupling the output is no problem, but around
1Hz and below this gets cumbersome. Is there a neat way to actively and
accurately cancel the DC offset seen at the output of the AD9835 with its
unipolar supply regime? I think of some combination of the voltage across the
300R output resistor and part of the voltage dropping across the Rset resistor
in the reference subcircuit.

 

A 

The AD9835 contains a current output DAC. The output current range is between 0
and 4mA nominal assuming Rset = 3.9kOhm. That is, when the digital code loaded
into the DAC is 000H, the output current will be 0mA and when the digital code
loaded into the DAC is 3FFH (full-scale) the output current will be 4mA.

The COS ROM is what actually generates the cosine wave. The COS ROM applies the
appropriate code the DAC such that the output will be sinusoidal.  The COSINE
waveform is therefore biased around the DAC  mid-scale current. The nominal
mid-scale value is 2mA but this will scale with the full-scale output current
(and Rset).

Note that as soon when you update the frequency register for the first time
after power-up, the DAC will begin from it's mid-scale value. Thereafter, the
DAC output is phase continuous.

I am presuming you wish to generate a signal which is biased around ground, in
this case the options are either to AC couple the output using a capacitor or
use an Op-amp to bias the output voltage.

  • ad9835
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.