groupUrl: https://ez.analog.com/dds/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Direct Digital Synthesis (DDS)
Direct Digital Synthesis (DDS)
Documents AD9840A: clock rate
  • Q&A
  • Discussions
  • Documents
  • Tags
  • Managers
  • More
  • Cancel
  • New
Direct Digital Synthesis (DDS) requires membership for participation - click to join
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • -AD9840A: FAQ
    • AD9840A: clock rate
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • +AD9910: FAQ
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • +DDS: FAQ
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

AD9840A: clock rate

Q 

-In the Datasheet for the AD9840A on page 3 is a MAXIMUM CLOCK RATE of 20 MHz
specified over ruling f-SHP of max. 40MHz. What is the meaning of
this clock?

-On page 7 a detail drawing of CCDIN (Pin 30) is shown but the values for the
input
impedance are missed. Can you specify that please? Is this input buffered or are
there any dynamik effects?

-On page 5 t-SHP and t-SHD are given but not in the timing diagram. Affects it
the
low or high level state?

-Order of sampling clocks edges on page 5 are specified from SHP to SHD but not
opposide. Is this not critical?

 

A 

-In the Datasheet for the AD9840A on page 3 is a MAXIMUM CLOCK RATE of 20 MHz
specified over ruling f-SHP of max. 40MHz. What is the meaning of this clock?
This is a typo. The max clock rate should be 40 MHz, the same as it is listed
everywhere else in the specs. Sorry for the confusion.

-On page 7 a detail drawing of CCDIN (Pin 30) is shown but the values for the
input impedance are missed. Can you specify that please? Is this input buffered
or are there any dynamik effects?
We don't supply exact values for these on the data sheet. Approximate values
are R ~ 100 ohms and C ~10 pF. Dynamic effects are minimal- this input is
easier to drive than a traditional switched-cap input ADC.

-On page 5 t-SHP and t-SHD are given but not in the timing diagram. Affects it
the low or high level state?
The pulse widths are for the (active) low time, since the signals are shown as
25% duty cycle in the timing diagram. Active low polarity is the default state
of these products. The Control Register may be programmed to change the inputs
to active high.

-Order of sampling clocks edges on page 5 are specified from SHP to SHD but not
opposide. Is this not critical?
The SHD to SHP time is indeed less critical, and in practice the CCD signal
prevents the SHD pulse from getting close to the next SHP pulse. We've never
had a problem with this in an application.
It is critical that user provides appropriate clocks which are synchronized to
the black level and pixel level of the CCD signal. It is likely that that the
timing of the CCD signal will be the main factor in determining the actual
timing of SHP and SHD. The DATACLOCK rising edge should then be placed between
the rising edge of SHD and the falling edge of SHP while the respecting the
inhibit time t-INH.

  • ad9840a
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.