Locale Icon
English
  • Forums

    Popular Forums

    • LTspice
    • RF and Microwave
    • Video
    • Power Management
    • Precision ADCs
    • FPGA Reference Designs
    • Linux Software Drivers

    Product Forums

    • Amplifiers
    • Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Power Management
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • A2B
    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Power Studio Designer
    • Power Studio Planner
    • Reference Designs
    • Robot Operating System (ROS) SDK
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Maximize Your Power Regulator: Key Considerations for Thermal Performance

    Power regulators with integrated switches deliver a compact, efficient way to supply power. Yet as modern circuits drive toward ever-higher power densities...

    Places

    • ADI Academy
    • ADI Webinars
    • Video Annex
    • Virtual Classroom

    Libraries

    • 3D ToF Depth Sensing Library
    • Continuous-Wave CMOS Time of Flight (TOF) Library
    • Embedded Vision Sensing Library
    • Gigabit Multimedia Serial Link (GMSL) Library
    • Optical Sensing Library
    • Precision Technology Signal Chains Library
    • Software Modules and SDKs Library
    • Supervisory Circuits Library
    • Wireless Sensor Networks Library

    Latest Webinars

    • Power Management Fundamentals II Session 6: Key Layout Considerations for Power
    • A 16T/16R X-Band Direct Sampling Phased Array Subsystem using Apollo MxFE
    • Power Management Fundamentals II Session 5: Deeper Look into Power Protection
    • Power Management Fundamentals II Session 4: Isolated Converters Explained
    • Maximize Your Power Regulator: Key Considerations for Thermal Performance
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ294 about a digital phase splitter design

      1. Quote of the month: "I've learned that people will forget what you said, people will forget what you did, but people will never forget how you made...

    View All

    What's Brewing

      Read a Blog, Take this Quiz for Another Chance to Win a Gift Card!

      Important: Read the blog first . The quiz questions are all based on the content from the blog: Let's Take a Field-Bus Trip Your field-bus engines...

    View All

    Places

    • Community Help
    • Logic Lounge
    • Super User Program
    • Analog Dialogue Quiz

    Resources

    • EZ Code of Conduct
    • EZ How To Help Articles
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Understanding Voltage Domain Isolation in Field-Bus Systems

    By Christopher Nunes In the world of industrial communication, mastering voltage domain isolation is the key to building safer, smarter systems. Last...

     

    Ethernet-APL’s Impact on Functional, Intrinsic, and Cyber Safety

    Power limitations have always plagued process sensors, whether because of intrinsic safety requirements (safety achieved through power limitation) or because...

    Latest Blogs

    • Balancing Enhanced Radar Resolution with FPGA-Based Pulse Compression
    • ​​ISO 26262 Essentials: Ensuring Confidence in Your Software Tools ​
    • Step-by-Step: Implementing a Complete DSP Chain for Signal Analysis
    • Galvanic Isolation in SMPS: Ensuring Safety and Protection: Part 1 of 4
    • Mature, Not Old! The Longevity of 4 – 20 mA
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • ContentZone

    Visit ContentZone

    ContentZone

    Technical articles. Blogs. Videos. Your ADI content, all in one place.

    View ContentZone

    Featured Content

    Featured Content Title

    Blurb About Content

    View Content By Industry

    • Aerospace and Defense Systems
    • Automotive Solutions
    • Consumer Technology Solutions
    • Data Center Solutions
    • Energy Solutions
    • Healthcare Solutions
    • Industrial Automation Technology Solutions
    • Instrumentation and Measurement Solutions
    • Intelligent Building Solutions
    • Wireless Communication Solutions

    View Content By Technology

    • A2B Audio Bus
    • ADI OtoSense Predictive Maintenance Solutions
    • Dynamic Speaker Management
    • Gallium Nitride (GaN) Technology
    • Gigabit Multimedia Serial Link (GMSL)
    • Industrial Vision
    • Power Solutions
    • Precision Technology
    • RF
    • Sensor Interfaces
    • SmartMesh
EngineerZone
EngineerZone
Direct Digital Synthesis (DDS)
  • Log In
  • User
  • Site
  • Search
OR
Ask a Question
Direct Digital Synthesis (DDS)
Direct Digital Synthesis (DDS)
Documents AD9910_Multichip SYNCHRONIZATION.
  • Forums
  • FAQs/Docs
  • Members
  • Tags
  • Cancel
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • -AD9910: FAQ
    • AD9910 and AD9912: Residual Phase Noise Definition and Measurement
    • AD9910 Evaluation board driver for Win7
    • AD9910 frequency update rate
    • AD9910: EVB R43 resistor value
    • AD9910: output circuit clarification
    • AD9910: output filter design
    • AD9910: Programming through SPI-Interface
    • AD9910: REFCLK termination
    • AD9910: REFCLK termination 2
    • AD9910EVB_Filter Question
    • AD9910_Multichip SYNCHRONIZATION.
    • AD9910_output amplitude flatness over frequency
    • AD9910_phase noise
    • AD9910_phase truncation bits
    • DDS_harmonic or image phase adjustment
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • +AD9952: FAQ
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • +DDS: FAQ
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

AD9910_Multichip SYNCHRONIZATION.

Q 

About the  synchronization problem, I think the reason is the two REFCLK of two
AD9910 had the phase difference. If so, whether we can configure some registers
in the AD9910 to remove the phase difference?
So appreciated you can give me some advices!

 

A 

They're three basic requirements to synchronize multiple DDSs using the auto
sync method.
1) Coincident REF CLK to all DDSs
2) Coincident SYNC_CLKs across all DDSs
3) Synchronous IO_UPDATE sent to all DDSs.
More detail......
1) Coincident REF CLK to all DDSs...............Self explanatory. Note, if the
REF CLKs are misaligned across DDSs, the SYNC_CLK will also be misaligned by
the same amount. The SYNC_CLK is the System Clock divided by four. The internal
digital circuitry runs at the SYNC_CLK rate. Data enters the DDS core on a
SYNC_CLK rising edge. Therefore you must use the IO_UPDATE synchronously
(setup/hold) to the SYNC_CLK. The IO_UPDATE and SYNC_CLK transfers the new data
changes to the DDS core from the I/O buffers (data inactive).
2) Coincident SYNC_CLKs at all DDSs.....The synchronization circuitry on the
DDS manages this part only. It assumes the REF CLKs are aligned. If so, the
SYNC_CLK (at power up) are in one of four phase states (0, 90, 180, 270). The
goal is to get all DDS's SYNC_CLKs at 0 degrees. That's what the
synchronization circuit does (only) You still must sent a synchronous IO_UPDATE
to all DDSs. For more the synchronization circuit feature please refer to the
data sheet.
3) Synchronous IO_UPDATE sent to all DDSs that meets setup and hold times to
the SYNC_CLK....... To synchronize two evaluation boards, you "might" be able
to put the IO_UPDATE in manual mode and it work. At the top of the GUI is a
check box labeled "Auto I/O Update". If you uncheck the box you can sent a
Manual I/O Update to both boards. You'll have to tie both the I/O_UPDATE pins
together to make common. If this doesn't work, you'll probably need to run the
IO_UPDATE thru an external flip flop clocked by SYNC_CLK to both DDSs. The
evaluation boards have header connectors to gain access to the DDS pins.
In auto mode, if you lose synchronization via the power down feature, it should
automatically re-synchronize upon power-up.

Tags: ad9910
  • Share
  • History
  • More
  • Cancel
analog-devices logo

About Analog Devices

  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
  • Instagram page
  • Twitter page
  • Linkedin page
  • Youtube page
  • Facebook
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2025 Analog Devices, Inc. All Rights Reserved

analog-devices

About Analog Devices

Down Up
  • Who We Are
  • Careers
  • Newsroom
  • What We Do (Signals+)
  • Investor RelationsExternalLink
  • Quality & Reliability
  • Sales and Distribution
  • What's New on Analog.com
  • Contact Us

Find Help

Down Up
  • Support
  • Resources
  • WikiExternalLink
  • Analog Dialogue
  • ADI Developer PortalExternalLink

myAnalog

Interested in the latest news and articles about ADI products, design tools, training, and events?

Go to myAnalog
Instagram page Facebook Twitter page Linkedin page Youtube page
  • Legal and Risk
  • Accessibility
  • Privacy Policy
  • Privacy Settings
  • Cookie Settings

©2025 Analog Devices, Inc. All Rights Reserved