groupUrl: https://ez.analog.com/dds/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Designs
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Direct Digital Synthesis (DDS)
Direct Digital Synthesis (DDS)
Documents AD9952: Pin connections
  • Q&A
  • Discussions
  • Documents
  • Tags
  • Managers
  • More
  • Cancel
  • New
Direct Digital Synthesis (DDS) requires membership for participation - click to join
  • Documents
  • +AD5930: FAQ
  • +AD5932: FAQ
  • +AD5933: FAQ
  • +AD5934: FAQ
  • +AD9152: FAQ
  • +AD9830: FAQ
  • +AD9832: FAQ
  • +AD9833: FAQ
  • +AD9834: FAQ
  • +AD9835: FAQ
  • +AD9837: FAQ
  • +AD9838: FAQ
  • +AD9840: FAQ
  • +AD9840A: FAQ
  • +AD9845A: FAQ
  • +AD9850: FAQ
  • +AD9851: FAQ
  • +AD9852: FAQ
  • +AD9854: FAQ
  • +AD9854ASQ: FAQ
  • +AD9856: FAQ
  • +AD9857: FAQ
  • +AD9858: FAQ
  • +AD9859: FAQ
  • +AD9910: FAQ
  • +AD9912: FAQ
  • +AD9913: FAQ
  • +AD9914: FAQ
  • +AD9915: FAQ
  • +AD9945: FAQ
  • +AD9951: FAQ
  • -AD9952: FAQ
    • AD9952: Eval board
    • AD9952: Pin connection
    • AD9952: Pin connections
    • AD9952: Pin function of 47 and 48
  • +AD9953: FAQ
  • +AD9954: FAQ
  • +AD9956: FAQ
  • +AD9957: FAQ
  • +AD9958: FAQ
  • +AD9959: FAQ
  • +DDS: FAQ
  • +Digital Ground (DGND): FAQ
  • +Evaluation Software: FAQ
  • +Frequency Ramp: FAQ
  • +I/O_UPDATE: FAQ
  • +Maximum Clock Rate: FAQ
  • +PLL: FAQ
  • +Programmable Modulus: FAQ
  • +SFDR: FAQ
  • +Thermally Enhanced Packages: FAQ

AD9952: Pin connections

Q 

I have carefully looked through the data book on AD9952. Can't understand how
should I connect DACBP pin (DAC biasline decoupling pin) for AD9952. Would you
clarify this please.

 

A 

1) DACBP is normally connected to ground via a series 1uF capacitor.
You can either tie a 1uF capacitor to ground, or possibly even leave it
disconnected.
It's a bypass for the DAC reference and we haven't seen a great impact in the
performance of the device with placing a capacitor or leaving it open.

2) The AD9951 reference input is normally driven with a sine wave.
It is AC  coupled (with a capacitor) and if a single-ended drive is used the
other  clock input is decoupled with another capacitor.
The drive level must  not be over 1.8 V pk-pk (0.64 V r.m.s.) with a 1.8V
supply, but may be  as low as 100 mV r.m.s.
However it is better to use as large a drive as  possible to minimise phase
noise.
If you drive the reference input with a square wave it must have a duty  cycle
of close to 50% and logic levels (for 1.8V supply) of logic 0<.4V
and logic 1>1.25V.
If you use the PLL clock multiplier with logic inputs  the duty cycle may be
slightly worse - between 35% and 65%.

3) If CLKMODESELECT is connected to ground, the crystal out pin will be high
impedance.
     Looking at the functional block diagram on page 1 of the datasheet, the
clock out pin is driven from the output of the XTAL oscillator circuit, while
there is a separate path for an external reference clock via the MUX.


4) CLKMODESELECT can be tied directly to DVDDIO level (or through a small
pullup resistor, perhaps 1Kohm).

5) Comparator inputs .  These could be left open if you have disabled the
comparators using bit  6 of register CFR 1.
You could also terminate the inputs by putting a resistor (e.g. 50 ohms) across
them.

6) The DAC is designed to give a differential output – which results in better
performance.
If you need to convert this to a single-ended output, you should use a
diiferential to single-ended conversion circuit.
The easy way is to use a Balun (balance to unbalance transformer) ; you could
also use a suitable high speed amplifier .
(www.analog.com/highspeedamps)

  • ad9952
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.