AD9910 Chip Synchronization problem

Hello

I trying to synchronzie 4 DDS of AD9910 ,but i am not yet there, i aligned the REFCLK of all of them

also the Sync out of the Master is connected to all the slaves by ADCLK846, I have made the SMP_ERR

Latch error bit go to 0 v. and for a minute every thing was aligned also at the Signal output, but when i changed 

frequency it didn't save the alignement. I0_Updated is triggered to all the DDS's at once every update, even when one DDS recives information to the register all of the DDS'S get IO_UPDATE. but still at every frequency different phase between the signals and also sometimes one frequency that was aligned after changing the frequency and going back to it ,changes the phase alignment a little.

is someone familiar with this sequence

Thank You in advane

Mier

Parents
  • Hello JLK

    I am trying to align the sync_clk with the recieve delay, 

    also to mention i had a point when i was working with Two DDS at let's say 80Mhz each ,and i have match the phase between them with the Recieve delay but, when i looked at Sync_clk they were unaligned. also when i moved to another frequency and came back it didn't save the phase alignment. maybe because of the preset register,it might have been on ,

    iam not shore.

     it seems also that sometimes the recieve delay give contribution and sometimes it's not,maybe because of the closed loop of the clocks at the master ?

    Thank you

    Meir 

Reply
  • Hello JLK

    I am trying to align the sync_clk with the recieve delay, 

    also to mention i had a point when i was working with Two DDS at let's say 80Mhz each ,and i have match the phase between them with the Recieve delay but, when i looked at Sync_clk they were unaligned. also when i moved to another frequency and came back it didn't save the phase alignment. maybe because of the preset register,it might have been on ,

    iam not shore.

     it seems also that sometimes the recieve delay give contribution and sometimes it's not,maybe because of the closed loop of the clocks at the master ?

    Thank you

    Meir 

Children
No Data