Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Robust Industrial Motor Encoder Signal Chain Solutions

    Recent Discussions

    • About the values of CurV1,2 displayed in the cursors frame of scopy.
    • Purpose of "Load" in Scopy signal generator configuration GUI
    • about the transient response experiment example of RL Circuit using adalm2000
    • Using ADALM1000 AIN and CHA as kelvin connection
    • I2C communication with ADALM2OOO Through Scopy

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Robust Industrial Motor Encoder Signal Chain Solutions
    • Precision Low Power Measurement Solutions for Intelligent Edge
    • Advantages of Integrating Digital Power System Management (DPSM) into your Design
    • Optimizing GaN and GaAs RF Amplifier Performance Using Novel Biasing Techniques
    • Improving Switch-Mode Power Supplies Using Noise Cancelling Technology
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ230 about a clock and angle puzzle
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Using Python To Control The Pluto Radio And Plot Data

     

    Resistance is NOT Futile

    Latest Blogs

    • What is The Continuity of Engineering?
    • Move Over Sensors: Actuators Are Entering The Smart Factory Stage
    • What To Call A Non-Compliant Item
    • How to Construct a Beamformer with the ADALM-PLUTO
    • Customize Your EZ Experience
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
Precision DACs
  • Data Converters
Precision DACs
Documents AD5292: SPI Mode issues
  • Forums
  • File Uploads
  • FAQs/Docs
  • Members
  • Tags
  • More
  • Cancel
  • +Documents
  • +AD3552R: FAQ
  • +AD420: FAQ
  • +AD421: FAQ
  • +AD5024: FAQ
  • +AD5060: FAQ
  • +AD5065: FAQ
  • +AD5115: FAQ
  • +AD5116: FAQ
  • +AD511: FAQ
  • +AD5121: FAQ
  • +AD5141: FAQ
  • +AD5142: FAQ
  • +AD5160: FAQ
  • +AD5161: FAQ
  • +AD5203: FAQ
  • +AD5206: FAQ
  • +AD5222: FAQ
  • +AD5232: FAQ
  • +AD5235: FAQ
  • +AD5243: FAQ
  • +AD5245: FAQ
  • +AD5248: FAQ
  • +AD524: FAQ
  • +AD5251: FAQ
  • +AD5252: FAQ
  • +AD5254: FAQ
  • +AD5258: FAQ
  • +AD5259: FAQ
  • +AD5263: FAQ
  • +AD5270: FAQ
  • +AD5271: FAQ
  • +AD5272: FAQ
  • +AD527x: FAQ
  • +AD5290: FAQ
  • -AD5292: FAQ
    • AD5292: SPI Mode issues
  • +AD5293: FAQ
  • +AD5301: FAQ
  • +AD5318: FAQ
  • +AD5321: FAQ
  • +AD5323: FAQ
  • +AD5325: FAQ
  • +AD5331: FAQ
  • +AD5338: FAQ
  • +AD53500: FAQ
  • +AD5363: FAQ
  • +AD536x: FAQ
  • +AD5370: FAQ
  • +AD5383: FAQ
  • +AD5384: FAQ
  • +AD5405: FAQ
  • +AD5412: FAQ
  • +AD5413: FAQ
  • +AD5420: FAQ
  • +AD5421: FAQ
  • +AD5422: FAQ
  • +AD5429: FAQ
  • +AD5439: FAQ
  • +AD5440: FAQ
  • +AD5443: FAQ
  • +AD5446: FAQ
  • +AD5449: FAQ
  • +AD548B: FAQ
  • +AD549: FAQ
  • +AD5522: FAQ
  • +AD5544: FAQ
  • +AD5546: FAQ
  • +AD5553: FAQ
  • +AD5554: FAQ
  • +AD5556: FAQ
  • +AD557: FAQ
  • +AD5592R: FAQ
  • +AD5593R: FAQ
  • +AD5623R: FAQ
  • +AD5627: FAQ
  • +AD5640: FAQ
  • +AD565A: FAQ
  • +AD5660: FAQ
  • +AD5662: FAQ
  • +AD5664: FAQ
  • +AD5668: FAQ
  • +AD5669R: FAQ
  • +AD5696R: FAQ
  • +AD5700: FAQ
  • +AD5722R: FAQ
  • +AD5724: FAQ
  • +AD574: FAQ
  • +AD5750: FAQ
  • +AD5755: FAQ
  • +AD5761: FAQ
  • +AD5764: FAQ
  • +AD5780: FAQ
  • +AD5791: FAQ
  • +ad667: FAQ
  • +AD674: FAQ
  • +AD688: FAQ
  • +AD693: FAQ
  • +AD694: FAQ
  • +AD698: FAQ
  • +AD8403: FAQ
  • +AD8842: FAQ
  • +AD9913: FAQ
  • +ADG506ATE: FAQ
  • +DAC Communication Troubleshooting: FAQ
  • +DAC Daisy Chain: FAQ
  • +DAC Power-up sequence and Biasing: FAQ
  • +DAC SPI: FAQ
  • +DAC8800: FAQ
  • +GENERAL: FAQ
  • +nanoDAC+: FAQ
  • +Precision Technology Learning Modules
  • +LTC2688: FAQ

AD5292: SPI Mode issues

Q 

The problem is: The Pot does NOT work, when the SCK line is held high  during
idle. It needs to be held LOW! The datasheet (fig. 3 and 4)  suggest, that it
can be either high or low, which is false!
The SCK line needs to be LOW IDLE. It CANNOT be held high! 

 

A 

1- The DS (figure 3 and 4) clearly states the SPI mode used in this part,

, in other words, when SYNC is pulled low, SCLK should be low. Timing diagram
shows the same,



2- Additionally, this part disables physically the digital input buffers (SCLK,
DIN) when SYNC is high, in other words, the level of SCLK is ignored, so not
sure why customer says that SCLK should be low during idle. This can be easily
checked in the part by measuring the digital feedthrough.

I believe the root cause of the problem is that customer didn’t use the
appropriate SPI mode.

  • ad5292
  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
Newsletter

Interested in the latest news and articles about ADI products, design tools, training and events? Subscribe today!

Sign Up
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.