Post Go back to editing

Whether AD5791R and AD5544 are suitable for 100kHz sinewave generation?

Hi guys 

I am choosing DAC for 100kHz sinewave generation (several volts),and I want waveform to be smooth as much as possible in time domain(meaning that there are suitable points) 

My personal optinion to choose a suitable precision DAC is:

  • Rlew rate of DAC, for 100kHz signal with ±1V amplitude, the IC's slew rate should be 10 times greater than 10×1.26V/us = 12.6V/us
  • Bandwidth of DAC
  • Sampling rate of DAC

Differenet from high speed DAC, Precision DAC (Voltage output DAC, or Multiplying DAC) doesn't list sampling rate of DAC, AC performance and MSPS (mega sample per second), they only list SPI clock. And  AD5791R's datasheet (AD5791 datasheet.pdf) only lists 1kHz AC performance so I don't whether they can produce 100kHz.

My question is 

(1)Can I estimate the maximum sampling rate of DAC by SPI clock? For example, Maximum SPI clock of AD5791R is 35MHz, from datasheet, SCLK cycle time is 28 ns, for one update, 24 SCLK cycles  so maximum update rate is 1/(24×28ns)=1.48MHz (actual update rate must be lower than this, so 14.8 points for 100kHz?). This calculation I follow ADI Precision DAC advance

    

    

(2) Second question is, why AD5791R and AD5544 have different SCLK high time and SCLK low time, they all follows SPI protocol. That leads to: although AD5544  can operate under SPI 50MHz, but SCLK cycle time is much greater than AD5791R.

SCLK high time/low time for AD5791R

SCLK high time/low time for AD5544 

  • Hi,

    for the first question, AD5791 is fast enough for your 100kHz requirement. For an update you will need 24 bits (that for an IOVcc in the range from 3.3v to 5.5v can be as low as 28ns), but, you will need to take into account also the minimum time the signal SYNC (the CS of the SPI protocol) has to be idle between SPI transfers, but this time is only 40ns.

    for the second question, although I don't support the AD5544, I don't see the 50MHz in the AD5544 datasheet.

    Best regards

    Paco

  • Hi frjatoma, thanks for your great help! A little more question still confuse me..

    As mentioned in quesion 1. I would like to further know how to judge whether a Precision DAC can be used in AC application since I think datasheet never told us (for example, 100kHz sine wave or arbitrary waveform generation). The way I use SPI clock to calculate the maximum update rate, so I can know that there are roughly 14 points in one period of 100kHz sinewave——is it correct? 

    As for second question, sorry my fault.  I see many DAC timing characteristcs, many of them are different, but they use same SPI, why they have different SCLK high time/low time? It seems very troublesome. Do I need to check the SPI timing of each MCU matching DAC? Beacause I see AD5991 timing is qute long compared with others

    AD5791 datasheet SPI 35MHz

    AD5679R Datasheet AD5679R, SPI 50MHz

      

    AD5761R datasheet SPI 50MHz

    LTC2754-16 Datasheet SPI 50MHz

    AD5554 Datasheet  SPI NOT mentioned

  • For the first question the correct update rate will be 1/(24*28 + 40) because 40ns is the minimum time the SYNC signal has to be high between SPI transfers.

    For the second question the best way to get the maximum SPI clock is going to the timing tables and get the minimum SCK period time and get the inverse.

  • Can you achieve a 100 kHz frequency now? What method did you use to solve it? What is the maximum frequency you can achieve? What is your sample rate, and what is the delay after each sample is written?