I plan to use AD5672, but the update rate is not described in parametric search and AD5672 data sheet.
DAC Parametric Search with update rate
How do I think the update rate?(compare the slew rate and input shift register time (t1 x 24bit) and choose the longer time?)
Would you tell me the AD5672 update rate?
You can take a similar approach in computing the update rate in this thread:
what is the maximum analog output frequency of AD5791?
Thank you for your answer.
Your advice is very useful to me.
I have additional questions.
It is described at AD5791 datasheet
T17 : /SYNC rising edge to output response time(/LDAC tied low) (datasheet Rev.D table 4)
Tsettle(Output Voltage Settling Time) : Output Voltage Settling Time is the amount of time it takes for the output voltage to settle to specified level for a specified change in voltage.(datasheet Rev.D P17)
It is described at AD5672R datasheet
T17 : (There is no equivalent parameter.)
Tsettle(Output Voltage Settling Time) : The output Voltage Settling Time is the amount of time it takes for the output of a DAC to settle to a specified level for a 1/4 to 3/4 full-scale input change and is measured from the rising edge of /SYNC.(datasheet Rev.B P22)
Does it means that Tsettle(@AD5672R) = T17 + Tsettle (@AD5791) ?
It takes settling time about 140+[us] from AD5672R/Figure41.
What is the start point the settling time?
Would you tell me the difference between AD5672R/Figure 41 and AD5672R/Figure 51?
1) Please use the OUTPUT VOLTAGE SETTLING TIME spec in Table 4 as the Tsettle for AD5672R
2) Settling time starts from the /SYNC rising edge. As for the difference between Figure 41 and Figure 51, I'll get back to you on that.
Figure 51 is a duplicate of Figure 41, we're going to remove Figure 51 on the next revision of the datasheet.