Search FAQs on the left to see if your question has been answered. Click on the dropdown to view all of the documents associated with the product. If you can't find your question, click on Ask a Question.
ADAS1000 FAQ Index
AC Lead Off Operation
The RLD amplifier is designed to drive the patient RL electrode. The function of this block is to close the loop around the patient, which helps with common mode rejection. You have a choice as to how you use the RLD Amplifier.
Note the positive terminal of the RLD block is connected to the internal VCM_REF = 1.3V, when using the RL electrode, the patient gets driven to 1.3V, this effectively centers the ecg channel inputs into the middle of the ADC input range.
The Shield amplifier is designed to drive the shield of the cable. The input to the shield amplifier is always the output of the common mode block, this can be any combination of the ecg inputs, you configure this in the CMREFCTL register.
If you could share some detail on your application, how you have the device configured and what your expectations are, that would be helpful to understand. I guess i don't understand what you are trying to do, what you are seeing that makes you use the RLD drive the shield....
Thanks for the clarifications, we are busy evaluating the EVM hence took time on this. I have few more questions
1. Planning to use ADAS1000-4 and ADAS1000-2 as gang mode operation in our solution ( as per Table 17 of ADAS1000 datasheet). Configuring these IC for common electrode ( RA) mode and derive 12 lead ECG ( I, II, V1', V2', V3', V4', V5' and V6'). As suggested in Fig-57 of ADAS1000 datasheet.
We wanted to test this configuration on ADAS1000 EVM ( PN# 08-036248, Rev C, with bottom label 15640-13). We know that the EVM has ADAS1000 and ADAS1000-2 on it, but we wanted to try above mentioned configuration ( Using ADAS1000 as ADAS1000-4). But we couldn't get any data out from the device. EVM works fine when we use single chip mode ( using ADAS1000 master IC only), and configure for 3-leads acquisition ( dont care for other two inputs).
But why the same doesn't work when we use both the ICs in Gang mode while master IC is configured to receive inputs ( I, II and V1') and slave IC ( V2', V3',V4',V5'V6')? I am puzzled.
I have attached the registor dump with this post (https://drive.google.com/drive/folders/0BzijZ7g34FUNU0JzUV96QXdCbFk?usp=sharing) . Appreciate your help to understand this better.
Any update on this? We need to know the results of this , as our design implementation is struck. Can you please verify at the earliest.
Moved to the following thread : https://ez.analog.com/message/303549?commentID=303549#comment-303549