Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue

    Recent Discussions

    • Issue running built programs on Pluto
    • Activity: Simple Op Amps, For ADALM1000 Fig. 1.3 Buffering example
    • ADALM-PLUTO [NETWORK] vs [USB_ETHERNET]
    • Using buffer size different from 2**n
    • ADALM1000 Pixelpulse feature Source Voltage / Measure Current explanation

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue
    • Improve Smart Building Energy Efficiency with Industrial Ethernet Controlled Air Conditioning (HVAC) Systems
    • Sustainable Motion Control Solutions for High Performance Servo Drives
    • Audio Design Solutions for Augmented and Virtual Reality (AR/VR) Glasses
    • Robust Industrial Motor Encoder Signal Chain Solutions
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quiizz AQQ 236 about strange marking on airplane engines
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Crawl, Walk, And Run - The Journey To Create The Phaser

     

    Hardware Holds The Key To Making Industrial Systems IEC 62443 Compliant

    Latest Blogs

    • Behind the Scenes of DIYRadio Blogs: An Introduction
    • Empowering Surveillance Cameras To Capture A Scene Without Being Heard
    • Mastering The Metrics Makes Specifying Encoders Simpler
    • Understanding Secret Key Cryptography Without Formulas
    • 3 Reasons Why IO-Link is Changing Smart Factory Decision Making
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
Precision ADCs
  • Data Converters
Precision ADCs
Documents AD7730: Matching between different gain steps/stages
  • Forums
  • File Uploads
  • FAQs/Docs
  • Members
  • Tags
  • More
  • Cancel
  • +Documents
  • +General: FAQ
  • +AD1139: FAQ
  • +AD1556: FAQ
  • +AD1580: FAQ
  • +AD1582: FAQ
  • +AD2S1200: FAQ
  • +AD2S1205: FAQ
  • +AD2S1210: FAQ
  • +AD2S75: FAQ
  • +AD2S80: FAQ
  • +AD2S80A: FAQ
  • +AD2S82A: FAQ
  • +AD2S83: FAQ
  • +AD2S90: FAQ
  • +AD2S99: FAQ
  • +AD4110-1: FAQ
  • +AD411x: FAQ
  • +AD5940: FAQ
  • +AD598: FAQ
  • +AD650: FAQ
  • +AD652: FAQ
  • +AD654: FAQ
  • +AD7091: FAQ
  • +AD7091r: FAQ
  • +AD711: FAQ
  • +AD7124-4: FAQ
  • +AD7124-8: FAQ
  • +AD7134: FAQ
  • +AD713: FAQ
  • +AD7142: FAQ
  • +AD7147: FAQ
  • +AD7148: FAQ
  • +AD7150: FAQ
  • +AD7151: FAQ
  • +AD7175-2: FAQ
  • +AD7176-2: FAQ
  • +AD7176: FAQ
  • +AD717x: FAQ
  • +AD7190: FAQ
  • +AD7192: FAQ
  • +AD7193: FAQ
  • +AD7195: FAQ
  • +AD719x: FAQ
  • +AD7265: FAQ
  • +AD7266: FAQ
  • +AD7280: FAQ
  • +AD7291: FAQ
  • +AD7298: FAQ
  • +AD7305: FAQ
  • +AD7321: FAQ
  • +AD7323: FAQ
  • +AD7328: FAQ
  • +AD7366-5: FAQ
  • +AD7367: FAQ
  • +AD736ARZ: FAQ
  • +AD737: FAQ
  • +AD7380 : FAQ
  • +AD7398: FAQ
  • +AD7400A: FAQ
  • +AD7401: FAQ
  • +AD7403: FAQ
  • +AD74111: FAQ
  • +AD7415: FAQ
  • +AD7416: FAQ
  • +AD7417: FAQ
  • +AD7418: FAQ
  • +AD7450: FAQ
  • +AD7475: FAQ
  • +AD7484: FAQ
  • +AD7490: FAQ
  • +AD7492: FAQ
  • +AD75019: FAQ
  • +AD7503: FAQ
  • +AD7541A: FAQ
  • +AD7546: FAQ
  • +AD7547: FAQ
  • +AD7568: FAQ
  • +AD7578: FAQ
  • +AD7606-4: FAQ
  • +AD7606: FAQ
  • +AD7606B: FAQ
  • +AD7606C: FAQ
  • +AD7608: FAQ
  • +AD7616 FAQ
  • +AD7616-P: FAQ
  • +AD7621: FAQ
  • +AD7625: FAQ
  • +AD7626: FAQ
  • +AD7631: FAQ
  • +AD7653: FAQ
  • +AD7654: FAQ
  • +AD7655: FAQ
  • +AD7656: FAQ
  • +AD7657-1: FAQ
  • +AD7663: FAQ
  • +AD7674: FAQ
  • +AD7675: FAQ
  • +AD7678: FAQ
  • +AD7682: FAQ
  • +AD7683: FAQ
  • +AD7684: FAQ
  • +AD7685: FAQ
  • +AD7688: FAQ
  • +AD7689: FAQ
  • +AD7690: FAQ
  • +AD7691: FAQ
  • +AD7705: FAQ
  • +AD7706: FAQ
  • +AD7707: FAQ
  • +AD7708: FAQ
  • +AD7709: FAQ
  • +AD7710: FAQ
  • +AD7711A: FAQ
  • +AD7712: FAQ
  • +AD7713: FAQ
  • +AD7714: FAQ
  • +AD7714YN: FAQ
  • +AD7715: FAQ
  • +AD7716: FAQ
  • +AD7718: FAQ
  • +AD7719: FAQ
  • +AD7720: FAQ
  • +AD7722: FAQ
  • +AD7725: FAQ
  • -AD7730: FAQ
    • AD7730: Calibration Coefficient
    • AD7730: Load cell
    • AD7730: Matching between different gain steps/stages
    • AD7730: Evaluation board
    • AD7730: Increase in resolution
    • AD7730: Required capacitance across the XTAL/ Resonator
    • AD7730: Parallel port of the PC
    • AD7730: Using the chop mode
    • AD7730: Maximum ratings
    • AD7730 Replacement - AD7195
    • AD7730: ESD protection
    • AD7730: RDY signal not working
    • AD7730 Internal-zero-scale calibration
    • Single Micrel FET MIC4427 driver
    • AD7730: When /CS is high, is DOUT is in tri-state mode
    • AD7730 application question re 6-wire loadcell
    • AD7730
    • AD7730: Can't get 24-bit resolution
    • Noise when switching from chop to non-chop mode
    • Only achieving 10-bits of stable resolution, should be 13-bits or more
    • Problems initiating calibration on AD7730
  • +AD7731: FAQ
  • +AD7732: FAQ
  • +AD7738: FAQ
  • +AD7740: FAQ
  • +AD7741: FAQ
  • +AD7745: FAQ
  • +AD7746: FAQ
  • +AD7747: FAQ
  • +AD7760: FAQ
  • +AD7763: FAQ
  • +AD7766: FAQ
  • +AD7768: FAQ
  • +AD777x: FAQ
  • +AD7780: FAQ
  • +AD7785: FAQ
  • +AD7787: FAQ
  • +AD7788: FAQ
  • +AD7790: FAQ
  • +AD7792: FAQ
  • +AD7793: FAQ
  • +AD7794: FAQ
  • +AD7795: FAQ
  • +AD7798: FAQ
  • +AD7799: FAQ
  • +AD7805: FAQ
  • +AD7808: FAQ
  • +AD7809: FAQ
  • +AD780: FAQ
  • +AD7811: FAQ
  • +AD7812: FAQ
  • +AD7817: FAQ
  • +AD7819: FAQ
  • +AD7821: FAQ
  • +AD7825: FAQ
  • +AD7829: FAQ
  • +AD7835: FAQ
  • +AD7849: FAQ
  • +AD7851: FAQ
  • +AD7854: FAQ
  • +AD7856: FAQ
  • +AD7858: FAQ
  • +AD7859: FAQ
  • +AD7864: FAQ
  • +AD7865 : FAQ
  • +AD7872: FAQ
  • +AD7874: FAQ
  • +AD7879: FAQ
  • +AD7887: FAQ
  • +AD7888: FAQ
  • +AD7891-1: FAQ
  • +AD7891: FAQ
  • +AD7893-2: FAQ
  • +AD7895: FAQ
  • +AD7896: FAQ
  • +AD7899: FAQ
  • +AD7912: FAQ
  • +AD7921: FAQ
  • +AD7924: FAQ
  • +AD7927: FAQ
  • +AD7938: FAQ
  • +AD7942: FAQ
  • +AD7949: FAQ
  • +AD7960: FAQ
  • +AD7961: FAQ
  • +AD797: FAQ
  • +AD7980: FAQ
  • +AD7982: FAQ
  • +AD7984: FAQ
  • +AD7986: FAQ
  • +AD7988-1: FAQ
  • +AD7993: FAQ
  • +AD7994: FAQ
  • +AD7997: FAQ
  • +AD7998: FAQ
  • +ADA2200: FAQ
  • +ADAS1000: FAQ
  • +ADAS3022: FAQ
  • +ADAS3023: FAQ
  • +ADC: FAQ
  • +ADVFC32: FAQ
  • +EVAL-AD7719-EB: FAQ
  • +EVAL-ADAS3022EDZ: FAQ
  • +RDC1740: FAQ
  • +AD4116: FAQ
  • AD7398 SPI Voltage vs VCC
  • +ADAQ7768-1: FAQ
  • +DC590, DC2026, QuikEval: FAQs
  • +Legacy LTC - Sigma Delta ADCs FAQ
  • +Precision Technology Learning Modules
  • Programming FMC FRU ID EEPROM on Linux

AD7730: Matching between different gain steps/stages

Q 

There was at least one important question left: How good is the matching
between the different gain steps/stages (1,2,4,.. etc.) of the PGA for example
in the 7730 or 7714.

Concerning this topic you talked about some kind of application notes about how
to calibrate mV inputs using the PGA  with higher gain when only having a 2,5 V
Reference for full scale calibration. Could you please send this information to
me ?

 

A 

The answer to your question is "it depends". It's different for the AD7730 and
AD7714 and depends on whether you use the AD7730 in Chop mode or not. I have
included a presentation which takes the form of Frequently Asked Questions.
It's not really an app note but there's a lot of useful information in there.
If this doesn't answer your specific question, let me know.

In addition, many designers want to use the AD7730 with input ranges other than
those given in the datasheet, for example if there's a requirement for a 60mV
full-scale. The notes below explain how you can adjust the calibration
registers directly for different full-scale ranges and to subtract known
(static) bridge offsets.

" There are a couple of ways that the designer can approach this problem. The
first and simplest  is to do a system offset cal and a system fullscale ca on
the device for his offset and fullscale conditions.
The second method is to adjust the calibration coefficients in the part for the
desired operation The following details how this can be achieve, examples are
attached.

To adjust the offset register the following needs to be done.

1. Perform a self gain calibration (This will corrupt the Offset Register)
The purpose of this is to adjust for the actual gain of the part, which is
nominally 31.25 on the 80mV range.

2. Perform a self offset calibration. For CHP=1 this will be close to 800000


For the 80mV range, 1 Offset Register LSB corresponds to 13.2975nV, assuming a
gain of exactly 31.25, and the correct reference is used (2.5V with Hiref=0 or
5V with Hiref=1). This nominal LSB needs to be scaled to correct for the part's
actual gain and the actual reference used.

1LSB = 13.2975E-9 * VREF    * Actual Gain Register
       --------------------------------------------
                   VREFnom  * Default Gain Register      VREFnom=2.5Vor5V

This should then be scaled depending on the range, e.g. divide by 8 for 10mV
Range.

The code to be added/subtracted to/from the offset register is then determined
by dividing the external offset to be removed by the LSB calculated.

Therefore, assuming a gain of 31.25, and a default reference, then if an
external offset of 10mV is to be subtracted, 752021(decimal) should be added to
the offset register result obtained to produce 8B7995(Hex). If an external
offset of 10mV is to be added, 74866B(Hex) should be written
to the offset register.

If the DAC is being used, the above calculations would change, however given
that the DAC does not subtract a precisely defined offset, it is not likely to
be used in conjunction with the above method.

The gain register is simpler to manipulate for system full-scale. The procedure
here is to:
1. Perform an internal gain cal
2. Perform an internal offset cal (To correct corrupted offset register)

The gain coefficient produced in 1 is then simply scaled by multiplying it by
the default Full Scale for the selected range, divided by the system full scale
analog input, then corrected for the actual reference:
Adjusted Gain Reg = Initial Gain Reg *  VREF   * Nominal Full Scale Input
                    -----------------------------------------------------
                                      VREFnom  * System Full Scale Input 

E.g. If the maximum analog input is 60mV, then for a 60mV input to produce
FFFFFF on the 80mV range, the gain coefficient should be multiplied by 80/60.

This system full scale input is the input after any offset has been removed by
the DAC or offset register.

If adjusting of both the offset and gain registers is required in the manner
described above, then the offset register should be adjusted first, and the
gain coefficient obtained in step 1 scaled as above.

-------------------------------------------------------------------------

Here's a few more complicated examples of adjusting the Offset Register. They
all assume the 80mV range is selected, and an external 10mV offset is to be
removed.

I. Vref = 5, Hiref = 1, CHP = 1, Gain = 31.25  (Same example as previously)
1. Gain Cal -> 593CEA
2. Offset Cal -> 800000

       13.2975E-9 * 5.0 * 593CEA
1LSB = -------------------------    = 13.2975nV
                    5.0 * 593CEA

Code = 10mV / 13.2975nV = 752021 Dec  [b7993 Hex]
=> Offset Register = 87b993


II. Vref = 4.5, Hiref = 1, CHP = 1, Gain = 31.25
1. Gain Cal -> 593CEA
2. Offset Cal -> 800000

       13.2975E-9 * 4.5 * 593CEA
1LSB = -------------------------    = 11.98775nV
                    5.0 * 593CEA
Code = 10mV / 11.98775nV = 835578 Dec [cbffa Hex]
=> Offset Register = 8cbffa


III. Vref = 4.5, Hiref = 1, CHP = 1, Gain = 34.375 (X 1.1)
1. Gain Cal -> 5120A1
2. Offset Cal -> 800000

       13.2975E-9 * 4.5 * 5120A1
1LSB = -------------------------    = 10.88nV
                    5.0 * 593CEA
Code = 10mV / 10.88nV = 919114 Dec [e064a Hex]
=> Offset Register = 8e064a
(The actual gain will never be that far from the ideal)


IV. Vref = 4.5, Hiref=1, CHP=0(Inherent Offset of ~2mV), Gain = 34.375 (X1.1)
1. Gain Cal -> 5120A1
2. Offset Cal -> 7D31E3

       13.2975E-9 * 4.5 * 5120A1
1LSB = -------------------------    = 10.88nV
                    5.0 * 593CEA
Code = 10mV / 10.88nV = 919114 Dec [e064a Hex]
=> Offset Register = 7D31E3 + E064A = 8b382d
"

  • ad7730
  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
Newsletter

Interested in the latest news and articles about ADI products, design tools, training and events? Subscribe today!

Sign Up
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.