If the SPI timing is not followed very carefully, commands will be ignored. If CS is NOT de-asserted prior to the EOC event, then the EOC will NOT occur and any data read will be invalid. If CS is re-asserted low before the EOC event, then the EOC will NOT occur and any data read will be invalid.