Question I am confused which signals will start the transfer, CASCIN and SCLK or RFS and SCLK?The data will be sent out when which signal is turned low, RFS or DRDY? Answer In Slave Mode, the data will begin to clock out on the rising edge of SCLK after RFS goes Low and the data is valid on the falling edge of SCLK.Conditions: DRDY must be valid i.e low, see CASCADING DEVICES if connecting multiple devices.

AD7716: Relationship between SCLK, FCLKIN and resolution

Question I am facing a 89c52 to master the ADC7716 . 1.The sclock is abut 3MHz (the max I can give him) 2. cut – off : 73Hz 3. input : regular E.C.G signal ? in slave mode : is a FCLKIN needed ??? Answer CLKIN is required in both master and slave mode. CLKIN is used to drive the modulator and internal digital filters. All datasheet specs are with an 8MHz master clock. This can be most easilty achieved by connecting an 8MHz crystal between CLKIN and CLKOUT and appropriate capacitors to ground as specified by the crystal manufacturer. The sample update rate (how often /DRDY goes low) is a direct function of CLKIN. Output data rate = 3.81 x Fcutoff = Fclkin / (7168 x N) where N is the decimal equivalent of FC2, FC1, FC0. SCLK is used to clock data into and out of the part. SCLK may be generated by the AD7716 (master mode) or by an external processor (slave mode). SLCK has no direct influence on the output sample update rate, however the user must ensure that SCLK is fast enough to clock out data from all channels before Master and slave mode simply determine which device (AD77016 or micro) generates the SCLK and RFS signals. Assuming Fclkin = 8MHz, N = 3 sets up a cutoff frequency of 73Hz and an output update rate of 279Hz. From Table I, the noise is 7uV rms. Peak to peak noise is 6.6 x 7uV = 46.2uV pkpk With an input range span of 5V (+/-2.5), the peak to peak resolution is: 5V / 46.2uV = 108 225 codes. To convert this number of codes into number of bits: Log10(108225) / log10(2) = 16.7bits. So in this mode, the AD7716 offers 16.7bits peak to peak resolution. Some engineers like to use rms noise instead of peak to peak noise, and this is called “rms resolution” or “Effective resolution”. For more background on the difference refer to AN-615. Finally let’s see if your SCLK frequency is fast enough. You have an output update rate of 279Hz, which means you must read out all data bits within 1/279 = 3.6ms. This will require 129 SCLK cycles With a 3MHz SLCK, the total time to read out all four channels is 129 / 3MHz = 43us. This is well within requirements.

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

COTS SoMs & Phased Array Solutions for Rapid RF Subsystem Integration
Accelerate RF Subsystem Integration with COTS SoMs and Phased Array Solutions. As building a subsystem from early prototype to full deployment is never...
Places
Libraries
Upcoming Learning & Events
View All Webinars
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

JESD204 Bring-Up: From Link-Up to Data Integrity
This blog presents a structured bring-up methodology for the ZCU102 + ADRV9009 platform, stepping through each initialization phase in sequence and identifying...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

Phase Sync in Digital Phased Arrays Through Direct RF SamplingPart 2: Achieving Phase Repeatability
This article discusses a methodology to synchronize multiple modular circuit boards, equipped with high speed data converters, to build a concept of a...

EngineerZone

Precision ADCs

Log In

User
Site
Search

OR

Ask a Question

Data Converters

Precision ADCs

Documents AD7716: FAQ

Q&A
File Uploads
FAQs/Docs
Help Articles
Members
Tags
Cancel

Products Mentioned

AD7716 Production
The AD7716 is a signal processing block for data acquisition systems. It is capable of processing four channels with bandwidths of up to 584 Hz. Resolution...
Datasheet
AD7716 on Analog.com

Table of Contents

+Documents
+General: FAQ
+AD1139: FAQ
+AD7091R Conversion Result Change
+AD1556: FAQ
+AD1580: FAQ
+AD1582: FAQ
+AD2S1200: FAQ
+AD2S1205: FAQ
+AD2S1210: FAQ
+AD2S75: FAQ
+AD2S80: FAQ
+AD2S80A: FAQ
+AD2S82A: FAQ
+AD2S83: FAQ
+AD2S90: FAQ
+AD2S99: FAQ
+AD4110-1: FAQ
+AD411x: FAQ
+AD5940: FAQ
+AD598: FAQ
+AD650: FAQ
+AD652: FAQ
+AD654: FAQ
+AD7091: FAQ
+AD7091R-X: FAQ
+AD711: FAQ
+AD7124-4: FAQ
+AD7124-8: FAQ
+AD7134: FAQ
+AD713: FAQ
+AD7142: FAQ
+AD7147: FAQ
+AD7148: FAQ
+AD7150: FAQ
+AD7151: FAQ
+AD7175-2: FAQ
+AD7176-2: FAQ
+AD7176: FAQ
+AD717x: FAQ
+AD7190: FAQ
+AD7192: FAQ
+AD7193: FAQ
+AD7195: FAQ
+AD719x: FAQ
+AD7265: FAQ
+AD7266: FAQ
+AD7280: FAQ
+AD7291: FAQ
+AD7298: FAQ
+AD7305: FAQ
+AD7321: FAQ
+AD7323: FAQ
+AD7328: FAQ
+AD7366-5: FAQ
+AD7367: FAQ
+AD736ARZ: FAQ
+AD737: FAQ
+AD738x : FAQ
+AD7398: FAQ
+AD7400A: FAQ
+AD7401: FAQ
+AD7403: FAQ
+AD74111: FAQ
+AD7415: FAQ
+AD7416: FAQ
+AD7417: FAQ
+AD7418: FAQ
+AD7450: FAQ
+AD7475: FAQ
+AD7484: FAQ
+AD7490: FAQ
+AD7492: FAQ
+AD75019: FAQ
+AD7503: FAQ
+AD7541A: FAQ
+AD7546: FAQ
AD7547: FAQ
+AD7568: FAQ
+AD7578: FAQ
+AD7606-4: FAQ
+AD7606: FAQ
+AD7606B: FAQ
+AD7606C: FAQ
+AD7608: FAQ
+AD7616 FAQ
+AD7616-P: FAQ
+AD7621: FAQ
+AD7625: FAQ
+AD7626: FAQ
+AD7631: FAQ
+AD7653: FAQ
+AD7654: FAQ
+AD7655: FAQ
+AD7656: FAQ
+AD7657-1: FAQ
+AD7663: FAQ
+AD7674: FAQ
+AD7675: FAQ
+AD7678: FAQ
+AD7682: FAQ
+AD7683: FAQ
+AD7684: FAQ
+AD7685: FAQ
+AD7688: FAQ
+AD7689: FAQ
+AD7690: FAQ
+AD7691: FAQ
+AD7705: FAQ
+AD7706: FAQ
+AD7707: FAQ
+AD7708: FAQ
+AD7709: FAQ
+AD7710: FAQ
+AD7711A: FAQ
+AD7712: FAQ
+AD7713: FAQ
+AD7714: FAQ
+AD7714YN: FAQ
+AD7715: FAQ
-AD7716: FAQ
- AD7716: Relationship between SCLK, FCLKIN and resolution
- AD7716: slave mode
+AD7718: FAQ
+AD7719: FAQ
+AD7720: FAQ
+AD7722: FAQ
+AD7725: FAQ
+AD7730: FAQ
+AD7731: FAQ
+AD7732: FAQ
+AD7738: FAQ
+AD7740: FAQ
+AD7741: FAQ
+AD7745: FAQ
+AD7746: FAQ
+AD7747: FAQ
+AD7760: FAQ
+AD7763: FAQ
+AD7766: FAQ
+AD7768: FAQ
+AD777x: FAQ
+AD7780: FAQ
+AD7785: FAQ
+AD7787: FAQ
+AD7788: FAQ
+AD7790: FAQ
+AD7792: FAQ
+AD7793: FAQ
+AD7794: FAQ
+AD7795: FAQ
+AD7798: FAQ
+AD7799: FAQ
+AD7805: FAQ
+AD7808: FAQ
+AD7809: FAQ
+AD780: FAQ
+AD7811: FAQ
+AD7812: FAQ
+AD7817: FAQ
+AD7819: FAQ
+AD7821: FAQ
+AD7825: FAQ
+AD7829: FAQ
+AD7835: FAQ
+AD7849: FAQ
+AD7851: FAQ
+AD7854: FAQ
+AD7856: FAQ
+AD7858: FAQ
+AD7859: FAQ
+AD7864: FAQ
+AD7865 : FAQ
+AD7872: FAQ
+AD7874: FAQ
+AD7879: FAQ
+AD7887: FAQ
+AD7888: FAQ
+AD7891-1: FAQ
+AD7891: FAQ
+AD7893-2: FAQ
+AD7895: FAQ
+AD7896: FAQ
+AD7899: FAQ
+AD7912: FAQ
+AD7921: FAQ
+AD7924: FAQ
+AD7927: FAQ
+AD7938: FAQ
+AD7942: FAQ
+AD7949: FAQ
+AD7960: FAQ
+AD7961: FAQ
+AD797: FAQ
+AD7980: FAQ
+AD7982: FAQ
+AD7984: FAQ
+AD7986: FAQ
+AD7988-1: FAQ
+AD7993: FAQ
+AD7994: FAQ
+AD7997: FAQ
+AD7998: FAQ
+ADA2200: FAQ
+ADAS1000: FAQ
+ADAS3022: FAQ
+ADAS3023: FAQ
+ADC: FAQ
+ADVFC32: FAQ
+EVAL-AD7719-EB: FAQ
+EVAL-ADAS3022EDZ: FAQ
+RDC1740: FAQ
+AD4030-24: FAQ
+AD4114: FAQ
+AD4116: FAQ
+AD4130-8 FAQ
+AD4131-8: FAQ
+AD4134 FAQ
+AD4170: FAQ
+AD4858
+AD674BBD: FAQ
+AD7172-2: FAQ
+AD7175-8: FAQ
+AD7191: FAQ
AD73360: FAQ
+AD73360AR: FAQ
+AD73360L: FAQ
+AD7357: FAQ
+AD7386-4: FAQ
+AD738x-4: FAQ
AD7398 SPI Voltage vs VCC
+AD7457: FAQ
+AD7606C-16: FAQ
+AD7609: FAQ
+AD7656-1: FAQ
AD7660: FAQ
+AD7665: FAQ
+AD7680: FAQ
+AD7686: FAQ
+AD7764: FAQ
+AD7778: FAQ
AD7892: FAQ
+AD7980SRMZ-EP: FAQ
+AD7991: FAQ
+AD9243: FAQ
+AD9260: FAQ
+AD9261: FAQ
+AD9262: FAQ
+AD974: FAQ
+AD976A: FAQ
+AD977A: FAQ
+ADAQ4003: FAQ
+ADAQ7768-1: FAQ
+ADAQ8092 FAQ
+DC590, DC2026, QuikEval: FAQs
+EVAL-AD7768-4FMCZ: FAQ
+Legacy LTC - Sigma Delta ADCs FAQ
+LTC2408: FAQ
+LTC2497: FAQ
+MAX1028: FAQ
+MAX1036: FAQ
+MAX1037EKA+: FAQ
+MAX11040GUU+: FAQ
+MAX11043: FAQ
+MAX11045: FAQ
+MAX11046 16-BIT AD: FAQ
+MAX11048: FAQ
+MAX11100EUB+: FAQ
+MAX11101: FAQ
+MAX11103: FAQ
+MAX11108: FAQ
MAX11125: FAQ
+MAX11125ATI+: FAQ
+MAX11130: FAQ
+MAX11131ATI+: FAQ
+MAX11136ATI+: FAQ
+MAX11150EVKIT#: FAQ
+MAX11154: FAQ
MAX11156: FAQ
+MAX11156ETC+: FAQ
+MAX11158: FAQ
+MAX11163: FAQ
+MAX11168EUB+: FAQ
+MAX11169EUB+: FAQ
+MAX11190: FAQ
+MAX11190ATE+: FAQ
MAX11192: FAQ
+MAX11192EVKIT#: FAQ
+MAX11200: FAQ
+MAX11200EEE+: FAQ
+MAX11201: FAQ
+MAX11203EEE+: FAQ
+MAX11206: FAQ
+MAX11207EEE+: FAQ
MAX11210: FAQ
+MAX11210EEE+: FAQ
+MAX11213EEE+T: FAQ
MAX11214: FAQ
MAX11214EUG+: FAQ
+MAX11214EUG+_T1: FAQ
+MAX11216: FAQ
+MAX11254ATJ+: FAQ
+MAX11254EVKIT#: FAQ
+MAX11259AWX+T: FAQ
+MAX11259PMB#: FAQ
+MAX11261BOB#: FAQ
+MAX11261ENX+: FAQ
+MAX11270EUG+: FAQ
+MAX11337ATJ+: FAQ
+MAX11410ATI+: FAQ
+MAX11608: FAQ
+MAX11609EEE+: FAQ
+MAX11612EUA+: FAQ
+MAX11612EVSYS: FAQ
+MAX11614EEE+: FAQ
+MAX11615EEE+C78: FAQ
+MAX11615EWE+: FAQ
+MAX11616EEE+: FAQ
+MAX11617EWE+: FAQ
+MAX11625: FAQ
+MAX11629EEE+: FAQ
+MAX11645EWC+T: FAQ
+MAX11647EUA+: FAQ
+MAX11900: FAQ
MAX11905: FAQ
+MAX11905EVKIT#: FAQ
+MAX1202AEAP+: FAQ
+MAX1220: FAQ
+MAX1229: FAQ
+MAX1230BCEG+: FAQ
+MAX1231AEEG+: FAQ
+MAX1239EEE+: FAQ
+MAX1239KEEE+: FAQ
+MAX1239LEEE+: FAQ
+MAX1258: FAQ
+MAX1271ACNG+: FAQ
MAX1300: FAQ
+MAX1300BEUG+: FAQ
+MAX1301AEUP+: FAQ
+MAX13171: FAQ
+MAX13204EALT+: FAQ
MAX1343: FAQ
+MAX1343BETX+: FAQ
+MAX13487: FAQ
+MAX13488: FAQ
+MAX1379ATP+: FAQ
+MAX1383: FAQ
+MAX1447ECJ+: FAQ
MAX14571: FAQ
+MAX14571EUD+: FAQ
MAX14574EWL+: FAQ
+MAX14574EWL+T: FAQ
+MAX14578: FAQ
+MAX14579EEVKIT#: FAQ
+MAX14588ETE+T: FAQ
+MAX145ACPA+: FAQ
+MAX1474: FAQ
+MAX14783: FAQ
+MAX14805: FAQ
+MAX14807ECB+: FAQ
+MAX14900D: FAQ
+MAX15090BEWI+: FAQ
+MAX1645AEEI+: FAQ
+MAX16600GGN+: FAQ
+MAX17823AGCB+: FAQ
MAX17823AGCB/V+: FAQ
+MAX17823AGCB/V+T: FAQ
+MAX17823GCB+: FAQ
+MAX182BEWI+T: FAQ
+MAX19777AZA+: FAQ
+MAX31865: FAQ
+MAX31865AAP+: FAQ
+Precision Technology Learning Modules
Programming FMC FRU ID EEPROM on Linux