Question when I power up AD7367, the BUSY signal is always high and the part does not work. I connect one RC circuit with the “range” pin and he pull up the range pin to high and pull down low again after power up. This solution can help to solve the power-up problem. Whether this kind of operation is acceptable for AD7367 or not. Answer I should have explained that there is a hardware reset for this device. If you bring the two range pins and the ADDR pin high together it will reset the part. I am not sure why we did not include the reset information on the datasheet but it does work well. It is important to note that this reset operation is a logic level function so the three pins must be returned to their functional state post the reset in order for the conversions to commence. You should hold the ADDR pin and the range pins high for 100ns to guarantee a correct reset operation. There is no special requirements about coming out of a reset operation, but you will need to configure the part for the correct mode of operation and then allow at least the acquisition time for the analog input to settle and the mux to switch before taking CS low to intiate a conversions by taking CONVST low.

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

Fast-Track Certification: Leveraging IC Safety App Notes for Functional Safety Designs
Stop guessing, start certifying. Learn how to use IC safety application notes to streamline your FMEDA and meet IEC 61508 and ISO 13849 standards with...
Places
Libraries
Upcoming Learning & Events
- 3 Real World Methods to Make Your Power Supply More Intelligent
View All Webinars
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

Clock Tree Design and Why “PLL Locked” Is Not Enough
In high-performance RF systems, clocking architecture is a foundational element that directly governs signal integrity, synchronization, and overall system...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

PSM Integration for Enhanced Module Solutions in 48 V Data Centers
The integration of the LTC2971 into quarter brick solutions for 48 V data centers enhances monitoring, control, and reliability by providing high precision...

EngineerZone

Precision ADCs

Log In

User
Site
Search

OR

Ask a Question

Data Converters

Precision ADCs

Documents AD7367: FAQ

Q&A
File Uploads
FAQs/Docs
Help Articles
Members
Tags
Cancel

Products Mentioned

AD7367-5 Production
The AD7366-5Â / AD7367-5 are dual, 12-/14-bit, low power, successive approximation analog-to-digital converters (ADCs) that feature throughput rates up...
Datasheet
AD7367-5 on Analog.com

Table of Contents