Making the Interface more robust

Q Are there any precautions that should be taken to make the interface more robust? A The AD7176-2 has optional CRC protection for the interface so turning this on will make the interface more robust. Using CS will also make the interface more robust as when CS goes high the serial interface is set to a known state and any interference whilst CS is high will be ignored.

AD7176-2 Settle in a Single Cycle

Q Can the ADC be configured to settle in a single cycle? A Yes, setting the SING_CYC bit will allow this. It should be noted that the Sinc5+Sinc1 filter will settle in a single cycle at output data rates of 10 kSPS and lower regardless of whether the SING_CYC bit is set or not.

AD7176-2: Channel Scan Rate

Q The AD7176-2 has a maximum output data rate of 250 kSPS but a channel scan rate of 50 kSPS/channel. What does this mean? A When operating on a single channel the AD7176-2 can output data at up to 250 kSPS. However, when more than one channel is enabled the full filter settling time must be allowed for each channel. The data rate for fully settled data is 50 kSPS. So, if using 2 channels the output data rate for each channel is 50 kSPS/2 which is 25 kSPS.

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

Fast-Track Certification: Leveraging IC Safety App Notes for Functional Safety Designs
Stop guessing, start certifying. Learn how to use IC safety application notes to streamline your FMEDA and meet IEC 61508 and ISO 13849 standards with...
Places
Libraries
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

Master FPGA-Based DSP Design: The Complete Building Blocks Guide You Need to Read
The Engineering Mind Blog on EngineerZone presents an exceptional five-part series titled " DSP Building Blocks " that walks engineers through the essential...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

PSM Integration for Enhanced Module Solutions in 48 V Data Centers
The integration of the LTC2971 into quarter brick solutions for 48 V data centers enhances monitoring, control, and reliability by providing high precision...

EngineerZone

Precision ADCs

Log In

User
Site
Search

OR

Ask a Question

Data Converters

Precision ADCs

Documents AD7176-2: FAQ

Q&A
File Uploads
FAQs/Docs
Help Articles
Members
Tags
Cancel

Products Mentioned

AD7176-2 Recommended for New Designs
The AD7176-2 is a fast settling, highly accurate, high resolution, multiplexed Î£-Î” analog-to-digital converter (ADC) for low bandwidth input signals...
Datasheet
AD7176-2 on Analog.com