AD7124 MCLK

Question

In datasheet page 11 timing characteristics table 4. 
 t12(min)=3/MCLK at full power mode, 
 t12(min)=12/MCLK at mid power mode, 
 t12(min)=24/MCLK at low power mode, 
 does MCLK=614.4kHz or 2.4576MHz? 
 does MCLK vary at different power mode?

RAdante · Accepted Answer

Hi howardaaa , 
 Apologies for the confusion. Yes, you are correct, the MCLK value to be used for the page 11 timing characteristics table 4 is 614.4kHz for the different power modes. 
 Regards, 
 Rod)

RAdante · Answer

Hi howardaaa , 
 The AD7124-8 includes an internal 614.4 kHz clock on chip. This is the MCLK or Master Clock frequency equal to 614.4 kHz. However, this clock is internally divided, where the division factor being dependent on the power mode. Thus, the range of output data rates and performance is affected by the power mode. 
 You may also refer to the Table 52. Power Modes of the datasheet which also supports the page 11 timing characteristics table 4 you were referring to. 
 Thanks and regards, 
 Rod

Electronic Design Services - PartnerZone

Products Mentioned

AD7124 MCLK