Category: Software
Product Number: MAX11105
I have been working with the MAX11105 ADC, and have been trying to achieve max sampling rate. In the timing diagram below, it shows that a clock signal is still being provided when the CS is pulled high. It is standard for SPI controllers to stop providing a clock signal when CS is pulled high. Is it necessary to provide a clock during this CS pulse?
