KCC's Quizzes AQQ305 about a mutual exponentiation equation
1. Quote of the month: "A train station is where a train stops. A bus station is where a bus stops. I have a work station on my desk, so..." - unknown
2. Quiz AQQ305 about finding a mutual exponential equation
Good luck, and try to be among the
View All
September Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Quiz: How Well Do You Know Adaptive Power Switching?
Is your I/O module overheating? The AD74416H's Adaptive Power Switching (APS) can cut heat dissipation by up to 40% — but how well do you really understand how it works?
Read the blog first: Cooling
View All
AD5940
Recommended for New Designs
The AD5940 and AD5941 are high precision, low power analog front ends (AFEs) designed for portable applications that require high precision, electrochemical...
Datasheet
AD5940 on Analog.com
I want to set the sampling frequency to 1000hz n the BIA code，I modified this section(set the BiaODR to 1000),But the sampling rate does not change.
If you want to change the sampling frequency to 1000Hz, where do you need to change it?
Thanks.
Hi,
If I want to collect impedance data at a frequency of 1000hz,what should I do?
thanks.
Hi,
If I want to collect impedance data at a frequency of 1000hz,what should I do?
thanks.
Hi,
In the function below,
static AD5940Err AppBIASeqMeasureGen(void)
{
AD5940Err error = AD5940ERR_OK;
uint32_t const *pSeqCmd;
uint32_t SeqLen;
uint32_t WaitClks;
SWMatrixCfg_Type sw_cfg;
ClksCalInfo_Type clks_cal;
clks_cal.DataType = DATATYPE_DFT;
clks_cal.DftSrc = AppBIACfg.DftSrc;
clks_cal.DataCount = 1L<<(AppBIACfg.DftNum+2); /* 2^(DFTNUMBER+2) */
clks_cal.ADCSinc2Osr = AppBIACfg.ADCSinc2Osr;
clks_cal.ADCSinc3Osr = AppBIACfg.ADCSinc3Osr;
clks_cal.ADCAvgNum = 0;
clks_cal.RatioSys2AdcClk = AppBIACfg.SysClkFreq/AppBIACfg.AdcClkFreq;
AD5940_ClksCalculate(&clks_cal, &WaitClks);
................
AD5940_ClksCalculate() function calculates the number of clocks required to wait for each sample output.
For ODR =1000Hz, no. of wait clocks allowed between each sample is (16MHz/1000Hz) if system clock frequency = 16Mhz.
Kindly monitor AD5940_ClksCalculate() output and change the config to achieve (16MHz/1000Hz).
Kindly monitor AD5940_ClksCalculate() output and change the config to
Thanks，So I just need to change (&WaitClks) to 16MHz/1000Hz?
Hi,
Waitclks will be calculated based on your ADC configuration. You have to change ADC configuration such that derived waitclks = 16MHz/1000Hz
