Post Go back to editing

AD7768 Noise Floor

Hi,

If I use an AD7768 with 4.096V reference, wideband filter and 256kSPS output data rate, it has 11.58µV of noise according to table 12 of the datasheet.

As the wideband filter has 110.8 kHz bandwidth, this would make the noise 34.8nV/Hz^0.5, right?

How does this noise scale with the reference voltage?

Like if I use a reference voltage of 1.024V, would the noise go down to 8.7nV/Hz^0.5 or would it stay the same as above and I would lose dynamic range?

Parents
  • Hi, 

    The noise level will depends on the selected power mode, filter type and ODR. The noise numbers in the table is based on the rms value when the inputs are shorted. So changing the reference voltage will not have significant effect. However, like you said lowering the voltage reference will degrade the Dynamic range or the resolution of the ADC. So it is actually the dynamic range or actual resolution that is being affected by the reference voltage value. 

    Thanks,

    Jellenie

  • So this noise is totally independent from quantization noise, which would depend on the reference voltage, right?

  • Yes for high resolution ADCs such as Sigma Delta ADCs the quantization noise is insignificant due to its inherently oversampling technique. So the ADC noise is primarily dominated by input reffered noise or internal noise (i.e. thermal noise, etc.) So for this a higher reference voltage increases the dynamic range (SNR) and increasing the effective resolution. 

    I think for lower resolution ADCs wherein quantization noise is the dominating noise the noise level can be reduced by reducing the reference voltage as the LSB size will be reduced.

    Thanks,

    Jellenie

Reply
  • Yes for high resolution ADCs such as Sigma Delta ADCs the quantization noise is insignificant due to its inherently oversampling technique. So the ADC noise is primarily dominated by input reffered noise or internal noise (i.e. thermal noise, etc.) So for this a higher reference voltage increases the dynamic range (SNR) and increasing the effective resolution. 

    I think for lower resolution ADCs wherein quantization noise is the dominating noise the noise level can be reduced by reducing the reference voltage as the LSB size will be reduced.

    Thanks,

    Jellenie

Children
No Data