Post Go back to editing

LTC2325 timing diagram question

1. LTC2325-12 first 3 bit show 000,means it goes low or another?

test sample and evb

2. double check the LTC2325 series datasheet, the page 15/16, page 26/27 Seems to be out of tune

 

best regards

jack.C

Hi Jack,

I moved your thread to Precision ADC community. Someone here might be able to assist your concern.

Regards,

Meriam

  • Hi,

    We'll contact the product owner and get back to you.

    Regards,

    Andrei

  • Hi Jack,

    The timing diagrams showing tconv before shifting out the data are in error. The data sheet is in the process of being corrected.

    16 sck edges are required for proper operation in SDR mode. Data after B0 can be ignored.