Hi,
What is the intended procedure of resetting the ADC data bus? How do we make sure that the shift register used to clock out the data is reset to its initial value?
Does it happen somewhere during input acquisition? Or do I need to shift the test pattern to properly initialise the chip?
Thank you,
Anton