AD7625 datasheet questions

, I have the following question(s) about AD7625 Datasheet.


  • On page 5, timing specifications, tmsb is stated as 145 nm(max)
  • If you look at page 19 timing diagram from echoed-clock interface mode, tmsb has to elapse before I can burst CLK+ and CLK- from the digital host (FPGA in my case) to latch the data out
  • Should I look at tmsb spec as a time that should not be exceeded?
  • If so, what is the minimum value of tmsb (not stated in the datasheet). I ask this because, for Sample_N, acquisition has to start before the clock burst otherwise I start reading invalid MSB. So if 145ns is the maximum delay, what is the minimum delay? Or in other words what is the relationship between tmsb and rising edge of T_ACQ?

Thank you,

  • 0
    •  Analog Employees 
    on Dec 5, 2013 12:48 PM

    Hi Frankd,

    Your timing looks good. One clarification on the timing, the acquisition time on the AD7626 is ~50ns when the ADC is running at full throughput (cycle time of 100ns). As the cycle time is extended, all of the extra time adds to the acquisition time so essentially the ADC has more time to acquire the analog input and the driving circuit can be slightly lower bandwidth. So in your case with a 200ns cycle time, the acquisition time will be ~150ns. What throughput do you need in your application?  We also have another similar ADC, the AD7961 which you may be interested in, this is a 5MSPS converter.



  • We are sampling at 5Msps, which I believe is the fastest rate for this part, hence the 200ns dutycycle.

    Do you think we should move to the AD7961 based on the following?


    Since we are on this subject, would there be any effect on performance if we reduced the time from rising edge of CNV to rising edge of first burst clock (currently at 162ns) to 150ns. This would certainly reduce Tmsb below the 145ns (max) spec for the part. I have not directly measured Tmsb rather inferred it from the measurement above. In RTL for the AD7625 driver, we set Tmsb to be a delay of 12 cycles of a 80MHz clock, which is 150ns. Would reducing this delay to 137.5ns (11 clock cycles) violate timing for the part.

  • 0
    •  Analog Employees 
    on Dec 6, 2013 5:35 PM

    Hi Frankd,

    Apologies, I was a little confused, I thought you were using the AD7626 which is a 10MSPS version of the AD7625. The AD7961 would be good to consider since it is lower power and higher performance than the AD7625.

    Regarding your timing question, you absolutely need to satisfy the tmsb spec on the AD7625 datasheet, so you need to allow for 145ns from the rising edge of CNV to the first burst clock.



  • Hi Claire,

    In our application we are running the AD7625 at 3 MS/s (tcyc 333 ns).

    we know that we have to wait tmsb (is 145 ns the minimum or maximum spec?) in order to have the D15 bit of sample n (which is the MSB) ready.

    then we can send the 16 CLK pulses in order to start reading the bits of sample n from the ADC. Assuming we are reading at 250 MHz we then need 16/250MHz = 64 ns, right?

    after that delay (tmsb + 16/250MHz) the complete 16 bits word is ready concluding that the total delay is 210 ns.

    is this configuration working in your opinion?

  • 0
    •  Analog Employees 
    on Mar 3, 2016 5:54 PM

    Hi Bacciga86,

                       I am assuming you are using the echoed clock mode. . From your setting I think it would work, as referred on fig.29 of the datasheet and as mentioned the only requirement is that the 16 CLK pulses finish before the time Tclkl(110ns) elapses for the next conversion phase or the data is lost. On the Timing Specification Section, the Tcyc-Tmsb+Tclkl  is the time window to read the data.

                      By the way from your setting, there is an idle time of about 123ns prior to the next CNV pulse. May I understand why, because there is still a room to reduce the cycle time and increase the throughput rate.