AD7985 datasheet question

I have question regarding AD7985 3-wire interface mode without busy indicator (Figure 27 in datasheet). In page 18 of the datasheet, the number of bits that can be read during conversion is calculated by multiplying tDATA with fSCK. Then Figure 27 shows tDATA period starting from rising edge of the start of conversion pulse. Since SCK is not clocked when CNV is high, shouldn't the number of bits that can be read during conversion be (tDATA - tCNVH) * fSCK? Or does the tDATA period start at the falling edge of CNV?

Thanks,

Sudhir

Parents
  • 0
    •  Analog Employees 
    on Aug 2, 2018 3:14 PM
    This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

    Thank you,
    EZ Admin
Reply
  • 0
    •  Analog Employees 
    on Aug 2, 2018 3:14 PM
    This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.

    Thank you,
    EZ Admin
Children
No Data