AD7328Production
The AD7328 is an 8-channel, 12-bit plus sign, successive approximation ADC designed on the iCMOS™ (industrial CMOS) process. iCMOS is a process combining...
Datasheet AD7328 on Analog.com
The AD7328 clocks out the data on the SCLK falling edge. We want to make sure that the data has settled before the microcontroller reads it. After the data clocks out on the SCLK falling edge the next rising edge the microcontroller must sample. On your attached file, the SPI mode that sample on the rising edge are 0 and 3 but mode 3 is fitting.
This question has been assumed as answered either offline via email or with a multi-part answer. This question has now been closed out. If you have an inquiry related to this topic please post a new question in the applicable product forum.
