From the datasheet I see SDI Tsu = 12ns and Th = 10ns, this leaves only 3ns from the 25ns SCO clock cycle! How is it possible to design a circuit to meet these worst case numbers?
- Home
- Blogs ⌵
- Browse ⌵
-
Support ⌵
- 3D ToF Depth Sensing
- Aerospace and Defense (ADEF) System Platforms
- Amplifiers
- Analog Microcontrollers
- Analysis Control Evaluation (ACE) Software
- Audio
- Clock and Timing
- Condition-Based Monitoring
- Data Converters
- Design Tools and Calculators
- Direct Digital Synthesis (DDS)
- Embedded Vision Sensing
- Energy Monitoring and Metering
- FPGA Reference Designs
- Industrial Ethernet
- Interface and Isolation
- Low Power RF Transceivers
- LTspice
- Maxim Integrated
- MEMS Inertial Sensors
- Motor Control Hardware Platforms
- Optical Sensing
- Power By Linear
- Precision Technology Signal Chains
- Processors and DSP
- Reference Circuits
- RF and Microwave
- Signal Chain Power (SCP)
- Speech Processing Solutions
- Switches/Multiplexers
- Temperature Sensors
- Video
- Wide Band RF Transceivers
- Wireless Sensor Networks Reference Library
- My EZ
- More
- Cancel