Post Go back to editing

AD7762 MCLK buffering requirements

. what is the minimum voltage required for the clock input (MCLK). I'm using a Crystal and gate buffer as per ad7760 evaluation board design, frequency is accurate but the max voltage of the clock source is 2v.

data sheets show MCLK voltage to be 5V.

This is my first time with high speed AD's. Please let me know if the MCLK has to be strictly 5V at 40Mhz. Also suggest if there any other oscillator configuration I should try.

Parents Reply Children
No Data