In the single conversion mode of AD7708,
if t_ADC is shortened by 80msec by the setting of Mode Register,
Specifically, which period will be reduced by 80msec?
Is it correct to understand that the period from when a single conversion is instructed
by the mode register to when RDY is asserted is reduced by 80msec?