Q.
What is the latency of the AD9739?
-----------------------------------------------------------------------------
A.
Define the latency, or pipeline delay, as the elapsed time from a sample clocked at the input to the AD9739 until the analog output begins changing. The AD9739 DAC pipeline delay is 78 +/-2 DAC clock cycles. The variable +/-2 is due to the random state of the DCO divider at power up (see Fig 95 in the Rev. A data sheet).
