Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing
    • Optical Sensing
    • Precision Technology Signal Chains
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Recent Discussions

    • Pluto + GNURADIO frequency change
    • Pluto SDR
    • pluto sdr pyadi-iio continous iq recording
    • attribute error
    • gps-sdr-sim is not working with my ADALM-PLUTO

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Webinar Biasing Circuits for GaN and GaAs RF Amplifiers
    • Webinar Improving Switch-Mode Power Supplies Using Noise Cancelling Technology
    • Webinar Accelerate Your Design With a 2 to 24 GHz Wideband Transceiver Reference Design
    • How to Design an Optimized Motion Control System for Intelligent Edge Based Surveillance Camera
    • How to Enhance High Precision Current Sensing Systems
    View All
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes: Buffers and Fan Out
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

     

    How To Design Fieldbus Agnostic Smart Factory Sensors

     

    You Passed EMC Testing… But Wait, Is There More?

    Latest Blogs

    • The 5 Things You Need to Know about RF Matching Networks
    • Does Reliability Prediction Uncertainty Justify Mandating Two Channel Safety?
    • An Inside Look at 2022
    • Meet the Person Behind the Quizzes
    • Updates Required: Why Newer is Better
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
High-Speed DACs
  • Data Converters
High-Speed DACs
Documents AD9739_AC coupling LVDS
  • Forums
  • File Uploads
  • FAQs/Docs
  • Members
  • Tags
  • More
  • Cancel
  • HIGH-SPEED DAC SUPPORT COMMUNITY
  • +Documents
  • +AD768ARZ: FAQ
  • +AD9102: FAQ
  • +AD9106: FAQ
  • +AD9115: FAQ
  • +AD9116: FAQ
  • +AD9117: FAQ
  • +AD9119: FAQ
  • +AD9122: FAQ
  • +AD9129: FAQ
  • +AD9135: FAQ
  • +AD9142A: FAQ
  • +AD9144: FAQ
  • +AD9146: FAQ
  • +AD9148: FAQ
  • +AD9286: FAQ
  • +AD9712: FAQ
  • +AD9716: FAQ
  • +AD9717: FAQ
  • +AD9726: FAQ
  • +AD9734: FAQ
  • +AD9736: FAQ
  • -AD9739: FAQ
    • AD9739: FPGA selection
    • AD9739: IRQ clearance
    • AD9739: May I leave SYNC_OUT and SYNC_IN pins unconnected?
    • AD9739: multichip synchronization
    • AD9739: Output amplitude DC-offset
    • AD9739_AC coupling LVDS
    • AD9739_balun two sides
    • AD9739_CLK input model and little output power
    • AD9739_R2-EBZ  DAC Output stage termination
    • Can fs/4 spurs be reduced or eliminated by factory calibration, or any other method, on the AD9739/AD9739A?
    • Driving the clock of AD9739 DAC
    • FAQ: What is the latency of the AD9739?
    • How accurate is the AD9739's output impedance of 70ohms?
    • improve your AD9739's SNR
    • Why do I see a very large signal at 2*fdac for the AD9739 DAC?
  • +AD9739A: FAQ
  • +AD9742: FAQ
  • +AD9744: FAQ
  • +AD9747: FAQ
  • +AD9748: FAQ
  • +AD974: FAQ
  • +AD9763: FAQ
  • +AD9765: FAQ
  • +AD9767:FAQ
  • +AD976A: FAQ
  • +AD9774: FAQ
  • +AD9776: FAQ
  • +AD9777: FAQ
  • +AD9779: FAQ
  • +AD9779A: FAQ
  • +AD977: FAQ
  • +AD977A: FAQ
  • +AD9780: FAQ
  • +AD9783: FAQ
  • +AD9786: FAQ
  • +AD9788: FAQ
  • +AD9789: FAQ
  • +DPG3: FAQ

AD9739_AC coupling LVDS

Q 

I'm driving a AD9739 DAC from a Virtex-5 FPGA and I have a question about the
LVDS inputs.
I'm having problems with locking of the data receiver and I'm thinking that
this may be because of the way I connect the FPGA to the DAC. I connect the
data and DCI clock via capacitors.
Does the AD9739 have auto biasing for the LVDS inputs and can I use capacitive
coupling or do I have to use DC coupling. The datasheet doesn't really say.
What would be the best way to connect a Virtex-5 using LVDS-25 output buffers
to a AD9739?
The reason I prefer capacitive coupling is that the two devices are powered
from different power supplies that have different ramp up times.
DC coupling is possible if I replace the capacitors on the board with 0 ohm
resistors.

 

A 

I am not aware of that has ac coupled the digital interface between FPGA and
the AD9739.  Our test platform is based on the DPG2 (digital pattern generator)
which has an FPGA directly connected to a digital interface connector which is
used to interface to the AD9739 EVB (i.e. different supply domains and no ac
coupling caps) and we have never had any issues.  Bottom line..........why
theory suggests ac coupling is possible if signal content on signal lines is
well above the high pass cut-off freq formed by the ac coupling capacitor, I
would suggest you used 0 ohm resistors instead.

Note, the inclusion of "pads" to accommodate these capacitors could result in a
sub-optimum PCB layout where the desired 100 ohm differential impedance of the
transmission line may be disturbed by impedance mismatch of the pads.  This
could lead to a poorer "eye diagram" of the digital signals appearing at the
AD9739 input. Regards.

  • ad9739
  • Share
  • History
  • More
  • Cancel
Related
Recommended
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2023 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2023 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.