groupUrl: https://ez.analog.com/data_converters/high-speed_dacs/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Designs
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
High-Speed DACs
  • Data Converters
High-Speed DACs
Documents AD9739_CLK input model and little output power
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Video/Images
  • Tags
  • Managers
  • More
  • Cancel
  • New
High-Speed DACs requires membership for participation - click to join
  • HIGH-SPEED DAC SUPPORT COMMUNITY
  • +Documents
  • +AD768ARZ: FAQ
  • +AD9102: FAQ
  • +AD9106: FAQ
  • +AD9115: FAQ
  • +AD9116: FAQ
  • +AD9117: FAQ
  • +AD9119: FAQ
  • +AD9122: FAQ
  • +AD9129: FAQ
  • +AD9135: FAQ
  • +AD9142A: FAQ
  • +AD9144: FAQ
  • +AD9146: FAQ
  • +AD9148: FAQ
  • +AD9286: FAQ
  • +AD9712: FAQ
  • +AD9716: FAQ
  • +AD9717: FAQ
  • +AD9726: FAQ
  • +AD9734: FAQ
  • +AD9736: FAQ
  • -AD9739: FAQ
    • AD9739: FPGA selection
    • AD9739: IRQ clearance
    • AD9739: May I leave SYNC_OUT and SYNC_IN pins unconnected?
    • AD9739: multichip synchronization
    • AD9739: Output amplitude DC-offset
    • AD9739_AC coupling LVDS
    • AD9739_balun two sides
    • AD9739_CLK input model and little output power
    • AD9739_R2-EBZ  DAC Output stage termination
    • Can fs/4 spurs be reduced or eliminated by factory calibration, or any other method, on the AD9739/AD9739A?
    • Driving the clock of AD9739 DAC
    • FAQ: What is the latency of the AD9739?
    • How accurate is the AD9739's output impedance of 70ohms?
    • improve your AD9739's SNR
    • Why do I see a very large signal at 2*fdac for the AD9739 DAC?
  • +AD9739A: FAQ
  • +AD9742: FAQ
  • +AD9744: FAQ
  • +AD9747: FAQ
  • +AD9748: FAQ
  • +AD974: FAQ
  • +AD9763: FAQ
  • +AD9765: FAQ
  • +AD9767:FAQ
  • +AD976A: FAQ
  • +AD9774: FAQ
  • +AD9776: FAQ
  • +AD9777: FAQ
  • +AD9779: FAQ
  • +AD9779A: FAQ
  • +AD977: FAQ
  • +AD977A: FAQ
  • +AD9780: FAQ
  • +AD9783: FAQ
  • +AD9786: FAQ
  • +AD9788: FAQ
  • +AD9789: FAQ
  • +DPG3: FAQ

AD9739_CLK input model and little output power

Q 

I used ADCLK914 to drive the DACCLK according to description mentioned in the
datasheet. However, I found when AD9739's clock pins are connected to CLKP and
CLKN, there seemed to be a voltage degradation at the DACCLK input. Therefore,
I would like to know what the input impedance and structure of the clock input.
Or, is there an equivalent DACCLK input circuit for this part. One more
question,If using one ADCLK914 to drive two AD9739 simultaneously. Ifound that
the DCO outputs of these two parts have a random phase error when powering up.
Do you think one ADCLK914 can be used to drive two parts? And what could be the
reason for this phase error. How can we deal with it or synchronize two DCO
outputs.

 

A 

Also note that the AC coupling capacitor of 2.4 nF (on our eval board) could
present a problem since they are not ideal at 2.5GHz. The series impedance
presented by this cap can reduce the signal levels. When coupled with board
parasitics, it becomes difficult to predict the behavior unless accurately
modeled. We have not had any problems with our EVB and this issue has not been
raised by other customers, but this may simply mean that the 9739 is working
properly in spite of the clock swing being less than 1.2V p-p. We would
recommend wideband capacitors that have good RF behavior at 2.5 GHz (see link
below), if this were to be the case.What is their purpose in driving the two
DACs simultaneously? Do you need to synchronize the DAC outputs? In which case
simply driving the DACs with the same driver will not work. You would have to
use the internal multi-chip synchronization feature for that. Unfortunately, we
have run into some issues using this feature. We are currently investigating
the “robustness” of the AD9739 synchronization controllers which results in the
“master device” unable to establish lock consistently under all conditions.  
It may be good to wait until we resolve the limitations that are causing this
issue.

  • ad9739
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.