The Engineering Mind
3D ToF Depth Sensing
Clock and Timing
Design Tools and Calculators
Direct Digital Synthesis (DDS)
Embedded Vision Sensing
Energy Monitoring and Metering
FPGA Reference Designs
Interface and Isolation
Low Power RF Transceivers
MEMS Inertial Sensors
Motor Control Hardware Platforms
Power By Linear
Processors and DSP
RF and Microwave
Wireless Sensor Networks Reference Library
High-Speed DACs requires membership for participation - click to join
AD9115: Limit for the current the part can deliver
AD9117: How do I estimate the overall DAC pipeline delay?
AD9122-M5375-EBZ Harmonics at 90MHz
AD9129 - Compatible data generator ad9129
AD9129 - Highest RF output frequency spectrum supported
AD9129 - Mix-Mode function
AD9129 - Clock source and buffer recommendation
AD9129 datasheet clarifications
AD9135/AD9136 - Are there evaluation boards available?
AD9135/AD9136 - Does the AD9135/AD9136 support deterministic latency/multi-chip synchronization?
AD9135/AD9136 - How do I select between the two parts?
AD9135/AD9136 - What are the key specifications for my application?
AD9135/AD9136 - What is the max data rate the AD9135/AD9136 supports?
AD9142A Byte Interface Mode
AD9142A: error message when setting up offsets ( IDAC/QDAC, IQ phase& Gain ADJ )
AD9144 - Does the AD9144 support deterministic latency/multi-chip synchronization?
AD9144 - Is this a JESD204B SERDES high-speed DAC product?
AD9144 - What evaluation boards are available?
AD9144 - What is the difference between the DPG3 compatible boards and the FMC evaluation board?
AD9144 - What JESD204B SERDES modes are available on the AD9144?
AD9148: Unused channel / Unused pins
AD9712 general recommendations
AD9716 - Logic Levels at AVDD=3.3V, DVDD=1.8V, DVDDIO=1.8V, CVDD=1.8V
AD9717: Pin connection
AD9726: Interface with the AD600
AD9726_Iout equation error
AD9734: multichip SYNCHRONIZATION
AD9734: Synchronize two DACs
AD9736 - Theta JC
AD9739: FPGA selection
AD9739: IRQ clearance
AD9739: May I leave SYNC_OUT and SYNC_IN pins unconnected?
AD9739: multichip synchronization
AD9739: Output amplitude DC-offset
AD9739A-FMC-EBZ with Zedboard
AD9739_AC coupling LVDS
AD9739_balun two sides
AD9739_CLK input model and little output power
AD9739_R2-EBZ DAC Output stage termination
AD9742/AD9744 Exposed Pad
AD9742_several questions_DCOM and ACOM
AD9742_several questions_differential resistor
AD9744: Maximum sample rate
AD9747: Thermal Information
AD974: Antialiasing filter
AD9765 influence of the clocks
AD9767: Input timing for interleaved mode
AD9767: Load range
AD976A's Transfer function
AD9774: CLK input voltage
AD9774: DAC output range and external buffer
AD9776: Maximum sample rate
AD9777 / AD9779: The two channel DACs, can they be used separately?
AD9777 max speed and timing query (SR#: 1200982)
AD9777: DATACLK can only be output pin
AD9777: Modulating the bandwidth
AD9779: Grounding and layout recommendation
AD977A: Driving the inputs
AD977A: is it possible to use one AD780 to be the ref voltage of 16 AD977A for +-10V range?
AD9780 driven by FMC Board Clock
AD9783: LVDS interface termination resistor
AD9783: read back value of the Hardware Version of the AD9783
AD9786: Current output voltage calculation
AD9786: Propagation delay
AD9786: Reset timing
AD9786: Thermal pad connection
AD9788: Can I bypass the NCO (numerically controlled oscillators)?
AD9789: AD9789EBZ and AD9789-Mix-EBZ difference
Can AD9763's NC pins (i.e. pin 33 & 34) be driven or must they be definitely left floating?
Can fs/4 spurs be reduced or eliminated by factory calibration, or any other method, on the AD9739/AD9739A?
DAC AD9122 and AD-FMCJESDADC1-EBZ wrt external trigger
DAC REFOUT Current
Datasheet errors in the AD9736/5/4
Digital Pattern Generator?
Driving the clock of AD9739 DAC
Evalboards use DAC "N" output and the datasheet uses the DAC "P" output. Which is correct?
FAQ: What is the latency of the AD9739?
FAQ: What is the latency of the AD9789?
High-speed ADC for non-uniform sampling
HIGH-SPEED DAC SUPPORT COMMUNITY
How accurate is the AD9739's output impedance of 70ohms?
Impedance matching when AD9717 or AD9779A interfaced with ADL5375
improve your AD9739's SNR
Should I connect to ground the CMLI, CMLQ, FSADJI and FSADJQ pins?
Some soldered jumpers on the AD9122 Evalboard are not as per default settings mentioned in User Guide
SPI communication issue between AD9106 EBZ and TI ezdsp f28335
The AD9146 Filters, Premodulator and modes?
What is the difference between the DPG3 compatible boards and the FMC evaluation board?
What is the highest RF output frequency supported by the AD9144?
What is the latency of the AD9777,5,3 DAC family?
What is the max data rate the AD9144 supports?
What is the Psi-jt for the AD9142A package (72-pin LFCSP)?
What is the tuning resolution of the output frequency of these devices?
What JESD204B SERDES modes are available on the AD9135/AD9136?
Where can I find the BOM, schematics and gerbers for AD9119-MIX-EBZ?
Why do I see a very large signal at 2*fdac for the AD9739 DAC?
AD9748: Which pin is REFLO? It is mentioned in figure 16,17 and 18, but it can
not be found in pin description.
There is no REFLO pin on the AD9748. The AD9748 is the 8 bit member of the
family which includes the 14 bit AD9744. The AD9744, in addition to being
offered in the LFCSP package, is also offered in a 28 pin SOIC and TSSOP
package. In this package, there is a REFLO pin. The REFLO Pin is connected to
AGND when using the internal reference. To disable the internal reference, as
is commonly done when using an external reference, REFLO should be tied to
AVDD. Please see the according datasheets
Privacy & Security Statement
Accept & Continue