AD9717: Pin connection

Question Please advice me how to connect "DVDD" pin, 1. to a capacitor only 2. to 3.3V 3. do i need to activate the internal LDO or not. 4. others I'm confused since on top of Table 1 it's define "DVDD=3.3V" in "absotute max" table DVDD is 2.1V max and all inputs are 0.3V max above. Answer Table 1 defines DVDD =1,8V (not 3.3V). Table 1 defines DVDDIO =3.3V. The absolute max ratings for DVDD = -0.3V to +2.1V, DVDDIO = -0/3V to 3.9V (You might be looking at an older datasheet as Rev0 to RevA changes included changing DVDD=3.3V to DVDD =1.8V for table 1. This is noted in the revision history for REVA datasheet which is available at www.analog.com ) A 1.0 μF bypass capacitor at DVDD (Pin 7) is required when using the LDO. Since DVDDIO >1.8V (in your case) then, bypass DVDD with a 1.0 μF capacitor; however, do not otherwise connect it. (see evaluation board schematic at end of the datasheet). “As stated in the datasheet: LDO is provided for DVDDIO supplies greater than 1.8 V, or the 1.8 V can be supplied directly through DVDD. A 1.0 μF bypass capacitor at DVDD (Pin 7) is required when using the LDO”. See also DVDD pin description on page 10

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

Fast-Track Certification: Leveraging IC Safety App Notes for Functional Safety Designs
Stop guessing, start certifying. Learn how to use IC safety application notes to streamline your FMEDA and meet IEC 61508 and ISO 13849 standards with...
Places
Libraries
Upcoming Learning & Events
View All Webinars
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

Clock Tree Design and Why “PLL Locked” Is Not Enough
In high-performance RF systems, clocking architecture is a foundational element that directly governs signal integrity, synchronization, and overall system...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

Improving Industrial Functional Safety Compliance with High Performance Supervisory CircuitsPart 5: Sequencers Eliminate Systematic Failures
This article shifts focus from managing the quantitative metrics of functional safety toward mastering the qualitative yet equally critical challenge:...

EngineerZone

High-Speed DACs

Log In

User
Site
Search

OR

Ask a Question

Data Converters

High-Speed DACs

Documents AD9717: FAQ

Q&A
File Uploads
FAQs/Docs
Members
Tags
Cancel

Products Mentioned

AD9717 Production
The AD9714Â /Â AD9715Â /Â AD9716Â / AD9717 are pin-compatible, dual, 8-/10-/12-/14-bit, low power digital-to-analog converters (DACs) that provide a sample...
Datasheet
AD9717 on Analog.com

Table of Contents