Some soldered jumpers on the AD9122 Evalboard are not as per default settings mentioned in User Guide

Question Some soldered jumpers on the AD9122 Evalboard are not as per default settings mentioned in User Guide Answer Yes, there is an error in the User Guide (page 4). The AD9122-M5375-EBZ and the AD9122-M5372-EBZ Evalboard User Guide states JP17 JP6 and JP4 and JP5 (pins 1&2)are connected by default (i.e. Figure 4(a)). However, these jumpers are connected (pins2&3) by default according to 4(b). The User Guide referred to is below: ftp://ftp.analog.com/pub/HSSP_SW/HSCDAC/Documents/AD9122/AD9122%20Evaluation%20B oard%20Quick%20Start% 20Guide.pdf complete Documentation - Gerber Files, schmeatic etc... ftp://ftp.analog.com/pub/HSSP_SW/HSCDAC/Documents/AD9122/

AD9122-M5375-EBZ Harmonics at 90MHz

Question Can you explain why I see harmonics at 90Mhz when the Data , DCI and Frame inputs are all floating? Answer This is expected and normal. The FIFO in the AD9122 serves as an interface between the two clock domains inside of the DAC, the DCI domain and the DACCLK domain. The read side of the FIFO (DACCLK domain) still runs when there is no input signal and DCI, as long as a valid DAC clock is connected to the device. The tones being observed are from looping of the initial data in the FIFO. The level of these tones can be different from power on to power on but their locations will be always at sub-multiples of the DACCLK freq.

DAC AD9122 and AD-FMCJESDADC1-EBZ wrt external trigger

Question wrt the DAC AD9122. “in datasheet of AD-FMCJESDADC1-EBZ there’s a information that external trigger can be used. However there’s no information how it works and how to use it.” The connects board mentioned above with KC705 (Kintex-7 board). Answer Hello Dariusz The trigger is routed to the FPGA (EXT_TRIGGER_P/N on G2/G3). IIRC, it comes in single ended. The actual FPGA pins depends on the carrier. see https://ez.analog.com/message/175921#175921

Does ADI have the CAD model for these three boards? AD9122-M5375-EMZ AD-DAC-FMC-ADP ADS7-V2EBZ

English

Forums
Popular Forums
Product Forums
View All
Application Forums
Design Center Forums
Learn
Highlighted Webinar

Fast-Track Certification: Leveraging IC Safety App Notes for Functional Safety Designs
Stop guessing, start certifying. Learn how to use IC safety application notes to streamline your FMEDA and meet IEC 61508 and ISO 13849 standards with...
Places
Libraries
Community Hub
Challenge Yourself!
View All
What's Brewing
View All
Places
Resources
View All
ContentZone
Visit ContentZone
Search content by industry or technology.

Blogs

Technical Articles

Tutorials

Videos

Webinars

Your ADI content all in one place.
View ContentZone
The Latest Read

A Systematic Checklist for RF Transceiver Testing
RF transceiver bring-up is the initial process of powering, configuring, and verifying a transceiver on new hardware to ensure basic functionality and...

New Release

Signal Chain Designer: DC Error Simulation
This video covers the DC error calculation capabilities of Signal Chain Designer. DC error is unique in that often requires calibration and has so many...

Recent Technical Insights

Phase Sync in Digital Phased Arrays Through Direct RF SamplingPart 1: The Basics
This article presents a methodology to synchronize multiple modular circuit boards, equipped with high speed data converters, to build a concept of a scalable...

EngineerZone

High-Speed DACs

Log In

User
Site
Search

OR

Ask a Question

Data Converters

High-Speed DACs

Documents AD9122: FAQ

Q&A
File Uploads
FAQs/Docs
Members
Tags
Cancel

Products Mentioned

AD9122 Production
The AD9122 is a dual 16-bit, high dynamic range, digital-to-analog converter (DAC) that provides a sample rate of 1230 MSPS, permitting a multicarrier...
Datasheet
AD9122 on Analog.com