VHDL Code for Interfacing DAC Max5885 with FPGA

Question

Hi, If anyone has experience with this DAC MAX5885, I&rsquo;d appreciate any shared VHDL code, reference designs, or advice on interfacing with the FPGA.

JMMina · Accepted Answer

Hi Masum , 
 We only have the MAX5885EV Kit User Guide as reference. For the FPGA, you can connect any CMOS pattern generator to the EV kit thru the J1 header pin then set the resolution to 16 bits for MAX5885. 
 Best regards, Marco)

Popular Forums

Product Forums

Application Forums

Design Center Forums

Highlighted Webinar

Places

Libraries

Upcoming Learning & Events

Challenge Yourself!

What's Brewing

Places

Resources

Visit ContentZone

The Latest Read

New Release

Recent Technical Insights

Products Mentioned

Thread Details

VHDL Code for Interfacing DAC Max5885 with FPGA