Post Go back to editing

ad9176 clkin singal

Category: Datasheet/Specs
Product Number: ad9176


I noticed that the requirement of AD9176 input clkin+/- is 0-6dBm with 100 ohm termination.  The usual LVDS output clock signal is 350mV or 700mVpp, is there any recommendation to provide this clock other than dedicated JESD Clock generators?

For the Eval board with HMC7044, is the output as high as 0dbm?

Thank you

Top Replies

    •  Analog Employees 
    •  Super User 
    +1 verified


    I am only supporting HMC7044. so, I don't have knowledge about AD9176.  Output characteristics of HMC7044 are given as peak-to-peak voltage and common level voltage. Using dBm in clocking applications…

Parents Reply Children
No Data