Related Questions

Products Mentioned

AD9106 Production
The AD9106 TxDAC® and waveform generator is a high performance, quad digital-to-analog converter (DAC) integrating on-chip pattern memory for complex waveform...
Datasheet
AD9106 on Analog.com

AD9102 Production
The AD9102 TxDAC and waveform generator is a high performance digital-to-analog converter (DAC) integrating on-chip pattern memory for complex waveform...
Datasheet
AD9102 on Analog.com

Thread Details

  • State Verified Answer
  • +1 person also asked this people also asked this
  • Replies 16 replies
  • Subscribers 28 subscribers
  • Views 3268 views
  • Users 0 members are here
Options 

        

            Post
             Go back to editing
        

    

    


    

    









		


















	
	
			
	
			
		
	
	
		

	    
	    
	    		
AD9106 / AD9102 - Dout

		
	
				

			

									
					    Marc38
					
							

            
            			
				
									
											
			
			
				
    
			
			
			    	
			                    
                
				                on Sep 13, 2021 
				
			
			
		
    
		
		                    	    
    
        	    
    Thread Summary
    
                The user is experiencing an issue with the DOUT signal duration on the AD9106, which is much longer than expected. The final answer suggests that the DOUT_MODE bit should be set to 1 for DOUT to depend on DOUT_START and DOUT_STOP delays, and to ensure the pattern repeats only the non-zero part of the signal. The user has confirmed that the DOUT signal is now updating correctly but remains too long. The support team is working on providing a sample code for 3-wire SPI communication to further assist with the issue.
                        	    
    
                
                     AI Generated Content
                
    	    
    
             
				
        		
    
		    
		    		    
		    			
    
			    
    Hello,
    

    

    I try to use DOUT on the AD9106.
    

    I managed to change Dout's state, however the duration is much longer than expected.
    

     
    

    I would expect Dout to go back to 0 at the end of the pattern.
    

    Is there a register to reduce Dout duration ?
    

    Best regards,
    

    Marc
    
			
    
			
									
		                             
                        

    
    
                                            
                 ad9102
                
                                                    
                 clock and timing
                
                                                    
                 Clocks & Timers
                
                                                    
                 ad9106
                
                                                    
                 Direct Digital Synthesis (DDS)