AD9164 reverse RF input tolerance

My system uses FPGA card that uses AD9164 internally. The system is a little bit complex that sometimes allow RF leakage about -30dBm (7usec on w/50% duty cycle) toward DAC output port. I would like to know if this RF power level would be ok not to hurt DAC performance. Would you please advise?