Interfacing AD9164 Eval Board with AC701 Artix7 Xilinx Eval Board

Kindly let us know whether the FMC connector of Xilinx Artix-7 FPGA AC701 eval board is pin compatible with AD9164 RF DAC eval board so that we can test various parameters of DAC with our custom code.

Top Replies

Parents
  • 0
    •  Analog Employees 
    on Aug 16, 2019 1:25 PM

    According to "https://wiki.analog.com/resources/eval/dpg/ad916x-fmcx-ebz" the mapping between the FMC lanes and the AD916x lanes on the AD916x-FMCx-EBZ evaluation board: 

    • Physical lane 0 on the FMC connector (DP0_C2M) is also lane 0 on AD916x
    • Physical lane 1 on the FMC connector (DP1_C2M) is also lane 1 on AD916x
    • Physical lane 2 on the FMC connector (DP2_C2M) is also lane 2 on AD916x
    • Physical lane 3 on the FMC connector (DP3_C2M) is also lane 3 on AD916x
    • Physical lane 4 on the FMC connector (DP4_C2M) is lane 5 on AD916x 
    • Physical lane 5 on the FMC connector (DP5_C2M) is lane 7 on AD916x
    • Physical lane 6 on the FMC connector (DP6_C2M) is also lane 6 on AD916x
    • Physical lane 7 on the FMC connector (DP7_C2M) is lane 4 on AD916x

    There is also some P/N inversion between Tx and Rx on the AD916x-FMCx-EBZ EVB to ease lay out: 

    • Physical lanes 4-7 (DP4_C2M – DP7_C2M) on the FMC connector are inverted (P/N swapped)

    Please take time and compare the pin configuration of Artix-7 with the above mentioned configuration.

Reply
  • 0
    •  Analog Employees 
    on Aug 16, 2019 1:25 PM

    According to "https://wiki.analog.com/resources/eval/dpg/ad916x-fmcx-ebz" the mapping between the FMC lanes and the AD916x lanes on the AD916x-FMCx-EBZ evaluation board: 

    • Physical lane 0 on the FMC connector (DP0_C2M) is also lane 0 on AD916x
    • Physical lane 1 on the FMC connector (DP1_C2M) is also lane 1 on AD916x
    • Physical lane 2 on the FMC connector (DP2_C2M) is also lane 2 on AD916x
    • Physical lane 3 on the FMC connector (DP3_C2M) is also lane 3 on AD916x
    • Physical lane 4 on the FMC connector (DP4_C2M) is lane 5 on AD916x 
    • Physical lane 5 on the FMC connector (DP5_C2M) is lane 7 on AD916x
    • Physical lane 6 on the FMC connector (DP6_C2M) is also lane 6 on AD916x
    • Physical lane 7 on the FMC connector (DP7_C2M) is lane 4 on AD916x

    There is also some P/N inversion between Tx and Rx on the AD916x-FMCx-EBZ EVB to ease lay out: 

    • Physical lanes 4-7 (DP4_C2M – DP7_C2M) on the FMC connector are inverted (P/N swapped)

    Please take time and compare the pin configuration of Artix-7 with the above mentioned configuration.

Children