What is "N2[1:0] PLL control clock divider" in AD9146?

What is it for?

Thanks