AD9162 : the delay of start of output signal

Hello,

I have a question from our customer about AD9162 which is using in NCO mode.
The situation is followings.

The customer configures the registers of AD9162 after H/W reset.
He spent 160us to set the registers.
AD9162 output the signal after 300us after reset.
So, 140us is needed to output after setting the registers.
He noticed that the output signal appear after setting of IRQ_DATA_READY".
He is doubting that the output timing is affected by JESD I/F.

He wants to make the output timing shorter than 300us.
Does it able to shorter by setting of register ?
The SERDES is power downed.(0x200 = 0x01)


Best regards,
y-suzuki

Parents Reply Children
No Data