Post Go back to editing

On the spectral aspects of AD9164 outputs

I made a full scratch board  using AD9164 .

I 'm trying to check the DA operation  with simple sigle tone output from ADC.

But  alias? tone follows main signal tone keeping the distance of 125MHz.
This test  is under the AD9164 NCO settings at 1GHz.

I think alias bin is symmetrical from centered 1GHz with main signal bin.

That situation is rational to me  ,but  alias bin is alwayas based from the place of main bin.
I could't guess how occured this situation.

Operation paramters:
# Fdac=6000M
# L=1/Interpolate=24
# LaneRate=10Gbps
# Fs=250MHz

----------register settings------------

#-------------------------------------
# AD9164
# Fdac=6000M
# L=1/Interpolate=24
# LaneRate=10Gbps
# M=2/F=4/S=1/K=32/N=16/Np=16
#-------------------------------------
w,0000,01
#--0x0000(3): SDO active
w,0000,08
w,0200,01
r,0006
w,00D2,52
w,00D2,D2
w,0606,02
w,0607,00
w,0604,01
w,0058,03
w,0090,1E
w,0080,00
w,0040,00
w,0020,0F
w,009E,85
w,0091,E9
w,00E8,20
w,0152,00
#---------------------------------------
w,0300,00
w,04B8,FF
w,04B9,01
w,0480,38
w,0481,38
w,0482,38
w,0483,38
w,0484,38
w,0485,38
w,0486,38
w,0487,38
#---------------------------------------
#-- 0x0334: Lane Invert
w,0334,F0
#-- 0x0110[7:4] Lane
#-- 0x0110[3:0] Interpolate
w,0110,18
w,0111,00
w,0230,28
w,0289,00
w,0084,00
w,0200,00
w,0475,09
#-- 0x0453(7): Descramble off
w,0453,00
#-- 0x0458[7:5] Subclass0
w,0458,0F
w,0459,2F
#----------------------
#--0x45D: checksum set
# DID 0x00 (addr 0x450)
# BID 0x0 (addr 0x451)
# LID 0x0 (addr 0x452)
# L 0x0 (addr 0x453)
# F 0x3 (addr 0x454)
# K 0x1F (addr 0x455)
# M 0x0 (addr 0x456)
# CS 00b (addr 0x457)
# NP 0x0 (addr 0x458)
# S 0x0 (addr 0x459)
# CF 0x0 (addr 0x45A)
# RES1 0x0 (addr 0x45B)
# RES2 0x0 (addr 0x45C)
#----------------------
w,045D,74
#----------------------
w,0475,01
#----------------------
#--0x201 PHY Power Down
#----------------------
w,0201,FE
#--0x2A7 Lane Calib
w,02A7,01
w,02A7,00
w,02AE,01
w,02AE,00
w,029E,1F
w,0280,03
#----------------------
#--0x206: CDR Reset
w,0206,00
w,0206,01
#----------------------
w,0300,00
w,0300,01
w,0024,1F
w,04BA,FF
w,04BB,01
#----------------------
#--0x111(b6/b2=10) NCO use
#--0x111(b6/b2=00) NCO off
w,0111,52
w,0113,10
#----------------------
# RF NCO
# Fs=6000M:
# 1000M = 0x2AAA_AAAA_AAAA
# 2000M = 0x5555_5555_5555
# 3000M = 0x7FFF_FFFF_FFFF
#----------------------
w,0119,2A
w,0118,AA
w,0117,AA
w,0116,AA
w,0115,AA
w,0114,AA
#----------------------
# PHASE
w,011D,00
w,011C,00
#--DC TEST
w,0150,00
w,014F,FF
w,014E,7F
#--0x151: Shuffle Mode ON
w,0151,02
#--0x152: Analog DECODE Mode
# 00b: NRZ
# 01b: MixMode
# 10b: RZ
w,0152,02
#--0x082: CLK cross control
r,0083
w,0083,87
#--0x082: CLK DUTY tune
r,0082
w,0082,80
#--0x07F: CLK PHASE tune
r,007F
w,007F,00
r,0000
#--0x300: JESD LINK check
r,0300