Can I mux the data over the JESD204B interface like the following: ASIC to use lanes 4-7, and FPGA to use lane 0-3 or vice versa?
Resolution:No, Lane 0 must used whenever SERDES data is needed.
Learn
Libraries
Upcoming Learning & Events
Community Hub
Resources
Challenge Yourself
KCC's Quizzes AQQ305 about a mutual exponentiation equation
1. Quote of the month: "A train station is where a train stops. A bus station is where a bus stops. I have a work station on my desk, so..." - unknown
2. Quiz AQQ305 about finding a mutual exponential equation
Good luck, and try to be among the
View All
What's Brewing
September Monthly Blog Quiz! Read the blog, take the quiz, and you could win a gift card
Quiz: How Well Do You Know Adaptive Power Switching?
Is your I/O module overheating? The AD74416H's Adaptive Power Switching (APS) can cut heat dissipation by up to 40% — but how well do you really understand how it works?
Read the blog first: Cooling
View All