High-Speed DACs

High-Speed DACs requires membership for participation - click to join

Discussions and FAQs regarding Analog Devices High-Speed DACs. Please read the EngineerZone Code of Conduct before posting.

Recent Content Q&A

Not Answered

AD9144 SERDES PLL Refence Clock 0

17 views

8 replies

on 18 Sep 2018 by hslovett
Not Answered

AD9162 Low Power Sleep Mode 0

7 views

0 replies

on 18 Sep 2018 by rougeau
Not Answered

Question about the square-wave output with LTC1668 0

10 views

1 reply
on 17 Sep 2018
by Clarence.Mayott
Answered

AD9144: Lane Fifo Err and NCO ALIGNMENT with SYSREF 0

28 views

14 replies

on 17 Sep 2018 by Freddy_Y
Not Answered

AD7606 16 bit two' s complement. Does the 16th bit act as the sign for the integer and therefor the AD7606 is actually a 15 bit resolution ADC? 0

5 views

0 replies

on 14 Sep 2018 by Microk
Discussion

RF Signal Strength issue in custom board

72 views

6 replies
on 14 Sep 2018
by saberbf
Not Answered

Part Marking for part# SSM2603CPZ-REEL7 0

10 views

0 replies

on 14 Sep 2018 by MirandaJ777
Not Answered

ACE software for AD9172 evaluation board 0

38 views

2 replies

on 14 Sep 2018 by AkiraO
Suggested Answer

SPI Timing Spec of AD9116 0

11 views

1 reply
on 13 Sep 2018
by landsman
Not Answered

Using ACE Software with Agilent IO Suite 0

11 views

0 replies

on 12 Sep 2018 by AustinF

Featured Content Tagged Featured

There are no posts with the requested tag.

Answered Questions

Answered

AD9144: Lane Fifo Err and NCO ALIGNMENT with SYSREF 0

28 views

14 replies

on 17 Sep 2018 by Freddy_Y
Answered

Is it possible to generate two different data sources from two DAC channels of AD9142a device? +1

12 views

8 replies

on 11 Sep 2018 by rahulviru03
Answered

Power supply configuration for AD9717 +1

43 views

1 reply
on 7 Sep 2018
by William.Yang
Answered

AD9152 IBIS-AMI model +1

20 views

1 reply
on 7 Sep 2018
by deljones
Answered

AD9162 Inconsistent JESD Link Initialization 0

48 views

5 replies
on 7 Sep 2018
by saberbf

Recent Activity