groupUrl: https://ez.analog.com/data_converters/high-speed_adcs/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
High-Speed ADCs
  • Data Converters
High-Speed ADCs
Documents AD6645: Interfacing to a FPGA
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Tags
  • Managers
  • More
  • Cancel
  • New
High-Speed ADCs requires membership for participation - click to join
  • HIGH-SPEED ADC SUPPORT COMMUNITY
  • TAGS LIST: High-Speed ADCs
  • +Absolute Group Delay: FAQ
  • +AD6620: FAQ
  • +AD6624A: FAQ
  • +AD6633: FAQ
  • +AD6635: FAQ
  • +AD6636: FAQ
  • +AD6640: FAQ
  • +AD6640AST: FAQ
  • +AD6643: FAQ
  • +AD6644: FAQ
  • -AD6645: FAQ
    • AD6645: Interfacing to a FPGA
    • AD6645: Max input signal
    • AD6645: Overvoltage protection
    • AD6645: Selection of resistor values
    • AD6645: Spurious noise
  • +AD664: FAQ
  • +AD6650: FAQ
  • +AD6654: FAQ
  • +AD6655: FAQ
  • +AD6657: FAQ
  • +AD6676: FAQ
  • +AD9027: FAQ
  • +AD9042: FAQ
  • +AD9050: FAQ
  • +AD9054A: FAQ
  • +AD9057: FAQ
  • +AD9066: FAQ
  • +AD9200: FAQ
  • +AD9201: FAQ
  • +AD9211: FAQ
  • +AD9212: FAQ
  • +AD9215: FAQ
  • +AD9218: FAQ
  • +AD9220: FAQ
  • +AD9222: FAQ
  • +AD9224: FAQ
  • +AD9225: FAQ
  • +AD9228: FAQ
  • +AD9229: FAQ
  • +AD9230: FAQ
  • +AD9231: FAQ
  • +AD9233: FAQ
  • +AD9236: FAQ
  • +AD9238: FAQ
  • +AD9239: FAQ
  • +AD9240: FAQ
  • +AD9243: FAQ
  • +AD9244: FAQ
  • +AD9245: FAQ
  • +AD9246: FAQ
  • +AD9248: FAQ
  • +AD9249: FAQ
  • +AD9250: FAQ
  • +AD9253: FAQ
  • +AD9254: FAQ
  • +AD9255: FAQ
  • +AD9257: FAQ
  • +AD9261: FAQ
  • +AD9262: FAQ
  • +AD9265: FAQ
  • +AD9268: FAQ
  • +AD9266: FAQ
  • +AD9269: FAQ
  • +AD9271: FAQ
  • +AD9272: FAQ
  • +AD9277: FAQ
  • +AD9279: FAQ
  • +AD9280: FAQ
  • +AD9283: FAQ
  • +AD9284: FAQ
  • +AD9286: FAQ
  • +AD9288: FAQ
  • +AD922X: FAQ
  • +AD9410: FAQ
  • +AD9430: FAQ
  • +AD9432: FAQ
  • +AD9433: FAQ
  • +AD9434: FAQ
  • +AD9444: FAQ
  • +AD9446: FAQ
  • +AD9460: FAQ
  • +AD9461: FAQ
  • +AD9467: FAQ
  • +AD9481: FAQ
  • +AD9484: FAQ
  • +AD9520: FAQ
  • +AD9560: FAQ
  • +AD9600: FAQ
  • +AD9613: FAQ
  • +AD9625: FAQ
  • +AD9626: FAQ
  • +AD9627: FAQ
  • +AD9631: FAQ
  • +AD9640: FAQ
  • +AD9643: FAQ
  • +AD9644: FAQ
  • +AD9645: FAQ
  • +AD9649: FAQ
  • +AD9652: FAQ
  • +AD9680: FAQ
  • +AD9683: FAQ
  • +AD9684: FAQ
  • +AD9695: FAQ
  • +AD9814: FAQ
  • +AD9822: FAQ
  • +AD9826: FAQ
  • +AD9864: FAQ
  • +AD9874: FAQ
  • +AD96685: FAQ
  • +High Speed ADC: FAQ
  • +High Speed Capture Data: FAQ
  • +HSC-ADC-EVALCZ: FAQ
  • +JESD204B: FAQ

AD6645: Interfacing to a FPGA

Q 

We intend to use AD6645-105 FADCs running at 100MHz driving into a Xilinx
Virtex II Pro chip. (7 FADCs into one chip). In the AD data sheet there is a
test board diagram which uses a 74LCX574 chip to latch the data output from the
ADC. It shows input and output resistors to match the load on the ADC and
latch. Can I ask Why the LCX574 was chosen and would it be acceptable to use
something like a Texas 74ALVTH16244 or similar buffer chip instead of a latch.
This device has 3pF input capacitance which is lower than the LCX (7pF). We are
concerned about the max min propogation delay spread of the LCX devices in our
application. The Ti device has a spread of only 1 to 3ns max and we can latch
the data in the Virtex device. The resitors could be retained but would they
need to be different values. It seems that the 6645 is very load dependant
since the resistors change between the 65 MHz 6644 device. What is the aim of
the restors in series with the latch input?

 

A 

The purpose of the latches is to isolate the digital outputs of the AD6645 from
the noisy digital logic which follows, and to ensure that the load capacitance
driven by the AD6645 outputs is minimised, all this in order to minimise the
SNR degradation which is caused by the rapidly moving digital outputs inducing
noise onto the die.

The resistors are not really to do any termination, they are more intended to
isolate the AD6645 from the input capacitance of the latch. They are determined
empirically according to the best SNR obtained.

  • ad6645
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.