For users interested in customizing our standard HSC-ADC-EVALCZ hardware and/or
our distributed FPGA capture code we do provide the full hardware BOM,
schematics, and FPGA source code upon request.
ADC model specific HSC-ADC-EVALC FPGA source code is typically posted to our
public FTP site at
The Virtex4 can also be accessed for programming directly via JTAG header J10
using standard ISE development tools available from Xilinx.